| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/nouveau/codegen/ |
| H A D | nv50_ir_target_gm107.cpp | 133 case OP_RSQ:
265 case OP_RSQ:
293 case OP_RSQ:
|
| H A D | nv50_ir_target_nv50.cpp | 105 { OP_RSQ, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
545 case OP_RSQ:
|
| H A D | nv50_ir_target_nvc0.cpp | 131 { OP_RSQ, 0x1, 0x1, 0x0, 0x8, 0x0, 0x0 },
626 case OP_RSQ:
|
| H A D | nv50_ir_print.cpp | 646 case OP_RSQ:
|
| H A D | nv50_ir.h | 86 OP_RSQ, enumerator in enum:nv50_ir::operation
|
| H A D | nv50_ir_lowering_nvc0.cpp | 107 bld.mkClobber(FILE_PREDICATE, i->op == OP_RSQ ? 0x3 : 0x1, 0);
337 case OP_RSQ:
2917 bld.mkOp1(OP_RSQ, i->dType, dst, i->getSrc(0));
2925 i->op = OP_RSQ;
|
| H A D | nv50_ir_peephole.cpp | 853 case OP_RSQ: res.data.f32 = 1.0f / sqrtf(imm.reg.data.f32); break;
1504 case OP_RSQ:
1951 rcp->op = OP_RSQ;
|
| H A D | nv50_ir_lowering_nv50.cpp | 1244 i->op = OP_RSQ;
|
| H A D | nv50_ir_emit_gm107.cpp | 1413 case OP_RSQ: mufu = 5 + 2 * insn->subOp; break;
3553 case OP_RSQ:
|
| H A D | nv50_ir_emit_nvc0.cpp | 2798 case OP_RSQ:
3001 if (i->op != OP_RSQ)
|
| H A D | nv50_ir_emit_gk110.cpp | 2628 case OP_RSQ:
|
| H A D | nv50_ir_emit_nv50.cpp | 1957 case OP_RSQ:
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/nouveau/codegen/ |
| H A D | nv50_ir_target_gm107.cpp | 133 case OP_RSQ:
265 case OP_RSQ:
293 case OP_RSQ:
|
| H A D | nv50_ir_target_nv50.cpp | 105 { OP_RSQ, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
556 case OP_RSQ:
|
| H A D | nv50_ir_target_gv100.cpp | 270 case OP_RSQ:
448 if (op == OP_RSQ)
|
| H A D | nv50_ir_target_nvc0.cpp | 131 { OP_RSQ, 0x1, 0x1, 0x0, 0x8, 0x0, 0x0 },
636 case OP_RSQ:
|
| H A D | nv50_ir_emit_gv100.cpp | 600 case OP_RSQ : mufu = 5 + 2 * insn->subOp; break;
1815 case OP_RSQ:
|
| H A D | nv50_ir.h | 88 OP_RSQ, enumerator in enum:nv50_ir::operation
|
| H A D | nv50_ir_print.cpp | 686 case OP_RSQ:
|
| H A D | nv50_ir_lowering_nvc0.cpp | 107 bld.mkClobber(FILE_PREDICATE, i->op == OP_RSQ ? 0x3 : 0x1, 0);
345 case OP_RSQ:
3131 bld.mkOp1(OP_RSQ, i->dType, dst, i->getSrc(0));
3139 i->op = OP_RSQ;
|
| H A D | nv50_ir_peephole.cpp | 886 case OP_RSQ: res.data.f32 = 1.0f / sqrtf(imm.reg.data.f32); break;
1551 case OP_RSQ:
2004 rcp->op = OP_RSQ;
|
| H A D | nv50_ir_emit_gm107.cpp | 1451 case OP_RSQ: mufu = 5 + 2 * insn->subOp; break;
3621 case OP_RSQ:
|
| H A D | nv50_ir_emit_nvc0.cpp | 2805 case OP_RSQ:
3008 if (i->op != OP_RSQ)
|
| H A D | nv50_ir_emit_gk110.cpp | 2635 case OP_RSQ:
|
| H A D | nv50_ir_emit_nv50.cpp | 2044 case OP_RSQ:
|