| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/nouveau/codegen/ |
| H A D | nv50_ir_target_gm107.cpp | 207 case OP_STORE:
312 case OP_STORE:
|
| H A D | nv50_ir_target_nv50.cpp | 126 OP_STORE, OP_WRSV, OP_EXPORT, OP_BRA, OP_CALL, OP_RET, OP_EXIT,
282 i->op != OP_EXPORT && i->op != OP_STORE);
400 if (i->op == OP_LOAD || i->op == OP_STORE) {
|
| H A D | nv50_ir_target_nvc0.cpp | 209 OP_STORE, OP_WRSV, OP_EXPORT, OP_BRA, OP_CALL, OP_RET, OP_EXIT,
347 i->op != OP_EXPORT && i->op != OP_STORE);
|
| H A D | nv50_ir_print.cpp | 629 case OP_STORE:
|
| H A D | nv50_ir.h | 51 OP_STORE, enumerator in enum:nv50_ir::operation
|
| H A D | nv50_ir_build_util.cpp | 540 up->mkStore(OP_STORE, stTy, static_cast<Symbol *>(sym), ptr, value);
|
| H A D | nv50_ir_peephole.cpp | 66 if (op == OP_STORE ||
3123 if (ldst->op == OP_STORE || ldst->op == OP_EXPORT) {
3382 ((insn->op != OP_LOAD && insn->op != OP_STORE && insn->op != OP_ATOM) ||
3885 i->op = OP_STORE;
|
| H A D | nv50_ir_from_nir.cpp | 2289 mkStore(OP_STORE, sType, sym, indirectOffset, getSrc(&insn->src[0], i))
2569 mkStore(OP_STORE, sType, sym, indirectOffset, getSrc(&insn->src[0], i));
2868 mkStore(OP_STORE, dType, sym, indirect, getSrc(&insn->src[0], i));
|
| H A D | nv50_ir_lowering_nvc0.cpp | 1517 bld.mkStore(OP_STORE, TYPE_U32, atom->getSrc(0)->asSym(),
1613 bld.mkStore(OP_STORE, TYPE_U32, atom->getSrc(0)->asSym(),
3126 case OP_STORE:
|
| H A D | nv50_ir_ra.cpp | 1668 st = new_Instruction(func, OP_STORE, ty);
1682 Instruction *s = new_Instruction(func, OP_STORE, TYPE_U32);
2496 if (i->op == OP_EXPORT || i->op == OP_STORE) {
|
| H A D | nv50_ir_emit_gk110.cpp | 2520 case OP_STORE:
|
| H A D | nv50_ir_emit_nv50.cpp | 1872 case OP_STORE:
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/nouveau/codegen/ |
| H A D | nv50_ir_target_gm107.cpp | 207 case OP_STORE:
312 case OP_STORE:
|
| H A D | nv50_ir_target_nv50.cpp | 126 OP_STORE, OP_WRSV, OP_EXPORT, OP_BRA, OP_CALL, OP_RET, OP_EXIT,
287 i->op != OP_STORE &&
410 if (i->op == OP_LOAD || i->op == OP_STORE || i->op == OP_ATOM) {
|
| H A D | nv50_ir_target_gv100.cpp | 376 case OP_STORE:
483 i->op != OP_EXPORT && i->op != OP_STORE);
|
| H A D | nv50_ir_target_nvc0.cpp | 209 OP_STORE, OP_WRSV, OP_EXPORT, OP_BRA, OP_CALL, OP_RET, OP_EXIT,
351 i->op != OP_EXPORT && i->op != OP_STORE);
|
| H A D | nv50_ir_from_nir.cpp | 2031 mkStore(OP_STORE, sType, sym, indirectOffset, getSrc(&insn->src[0], i))
2305 mkStore(OP_STORE, sType, sym, indirectOffset, getSrc(&insn->src[0], i));
2374 mkStore(OP_STORE, TYPE_U32, sym, getSrc(&insn->src[1], 0), split[0]);
2377 mkStore(OP_STORE, TYPE_U32, sym, getSrc(&insn->src[1], 0), split[1]);
2380 mkStore(OP_STORE, sType, sym, getSrc(&insn->src[1], 0), getSrc(&insn->src[0], i));
|
| H A D | nv50_ir.h | 51 OP_STORE, enumerator in enum:nv50_ir::operation
|
| H A D | nv50_ir_build_util.cpp | 570 up->mkStore(OP_STORE, stTy, static_cast<Symbol *>(sym), ptr, value);
|
| H A D | nv50_ir_print.cpp | 669 case OP_STORE:
|
| H A D | nv50_ir_peephole.cpp | 66 if (op == OP_STORE ||
3190 if (ldst->op == OP_STORE || ldst->op == OP_EXPORT) {
3456 ((insn->op != OP_LOAD && insn->op != OP_STORE && insn->op != OP_ATOM) ||
3963 i->op = OP_STORE;
|
| H A D | nv50_ir_lowering_nv50.cpp | 1550 Instruction *store = bld.mkStore(OP_STORE, TYPE_U32, atom->getSrc(0)->asSym(),
2125 bld.mkStore(OP_STORE, ty, bld.mkSymbol(FILE_MEMORY_GLOBAL, slot, TYPE_U32, 0), coord, merge->getDef(0));
2231 case OP_STORE:
|
| H A D | nv50_ir_ra.cpp | 1714 st = new_Instruction(func, OP_STORE, ty);
1728 Instruction *s = new_Instruction(func, OP_STORE, TYPE_U32);
2560 if (i->op == OP_EXPORT || i->op == OP_STORE) {
|
| H A D | nv50_ir_lowering_nvc0.cpp | 1531 bld.mkStore(OP_STORE, TYPE_U32, atom->getSrc(0)->asSym(),
1627 bld.mkStore(OP_STORE, TYPE_U32, atom->getSrc(0)->asSym(),
3340 case OP_STORE:
|
| H A D | nv50_ir_emit_gv100.cpp | 1962 case OP_STORE:
|