Searched refs:OP_SUBFM (Results 1 - 12 of 12) sorted by relevance
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/nouveau/codegen/ |
| H A D | nv50_ir_emit_gk110.cpp | 1858 case OP_SUBFM: opc1 = 0xb68; opc2 = 0x1e8; break;
1872 if (i->op == OP_SUBFM && i->subOp == NV50_IR_SUBOP_SUBFM_3D)
1876 const uint8_t pos = i->op == OP_SUBFM ? 19 : 16;
2737 case OP_SUBFM:
|
| H A D | nv50_ir_print.cpp | 633 case OP_SUBFM:
|
| H A D | nv50_ir.h | 136 OP_SUBFM, // surface bitfield manipulation enumerator in enum:nv50_ir::operation
|
| H A D | nv50_ir_target_nvc0.cpp | 154 { OP_SUBFM, 0x0, 0x0, 0x0, 0x0, 0x6, 0x2 },
|
| H A D | nv50_ir_emit_nvc0.cpp | 2268 case OP_SUBFM: opc = HEX64(5c000000, 00000004); break;
2282 if (i->op == OP_SUBFM && i->subOp == NV50_IR_SUBOP_SUBFM_3D)
2835 case OP_SUBFM:
|
| H A D | nv50_ir_lowering_nvc0.cpp | 2081 insn = bld.mkOp3(OP_SUBFM, TYPE_U32, bf, src[0], y, z);
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/nouveau/codegen/ |
| H A D | nv50_ir_emit_gk110.cpp | 1865 case OP_SUBFM: opc1 = 0xb68; opc2 = 0x1e8; break;
1879 if (i->op == OP_SUBFM && i->subOp == NV50_IR_SUBOP_SUBFM_3D)
1883 const uint8_t pos = i->op == OP_SUBFM ? 19 : 16;
2744 case OP_SUBFM:
|
| H A D | nv50_ir.h | 139 OP_SUBFM, // surface bitfield manipulation enumerator in enum:nv50_ir::operation
|
| H A D | nv50_ir_print.cpp | 673 case OP_SUBFM:
|
| H A D | nv50_ir_target_nvc0.cpp | 154 { OP_SUBFM, 0x0, 0x0, 0x0, 0x0, 0x6, 0x2 },
|
| H A D | nv50_ir_emit_nvc0.cpp | 2275 case OP_SUBFM: opc = HEX64(5c000000, 00000004); break;
2289 if (i->op == OP_SUBFM && i->subOp == NV50_IR_SUBOP_SUBFM_3D)
2842 case OP_SUBFM:
|
| H A D | nv50_ir_lowering_nvc0.cpp | 2102 insn = bld.mkOp3(OP_SUBFM, TYPE_U32, bf, src[0], y, z);
|
Completed in 104 milliseconds