HomeSort by: relevance | last modified time | path
    Searched refs:OUTPLLP (Results 1 - 7 of 7) sorted by relevancy

  /xsrc/external/mit/xf86-video-r128/dist/src/
r128_crtc.c 473 OUTPLLP(pScrn, R128_PPLL_REF_DIV, R128_PPLL_ATOMIC_UPDATE_W,
490 OUTPLLP(pScrn, R128_P2PLL_REF_DIV,
502 OUTPLLP(pScrn, R128_VCLK_ECP_CNTL,
506 OUTPLLP(pScrn,
518 OUTPLLP(pScrn, R128_PPLL_REF_DIV,
523 OUTPLLP(pScrn, R128_PPLL_DIV_3,
526 OUTPLLP(pScrn, R128_PPLL_DIV_3,
532 OUTPLLP(pScrn, R128_PPLL_DIV_0,
535 OUTPLLP(pScrn, R128_PPLL_DIV_0,
544 OUTPLLP(pScrn, R128_PPLL_CNTL, 0, ~(R128_PPLL_RESE
    [all...]
r128_video.c 79 OUTPLLP(pScrn, R128_VCLK_ECP_CNTL, pPriv->ecp_div<<8, ~R128_ECP_DIV_MASK);
r128_reg.h 79 #define OUTPLLP(pScrn, addr, val, mask) \
  /xsrc/external/mit/xf86-video-ati/dist/src/
legacy_crtc.c 235 OUTPLLP(pScrn, RADEON_PPLL_REF_DIV,
260 OUTPLLP(pScrn, RADEON_P2PLL_REF_DIV,
335 OUTPLLP(pScrn, RADEON_VCLK_ECP_CNTL,
339 OUTPLLP(pScrn,
363 OUTPLLP(pScrn, RADEON_PPLL_REF_DIV,
368 OUTPLLP(pScrn, RADEON_PPLL_REF_DIV,
373 OUTPLLP(pScrn, RADEON_PPLL_REF_DIV,
378 OUTPLLP(pScrn, RADEON_PPLL_DIV_3,
382 OUTPLLP(pScrn, RADEON_PPLL_DIV_3,
391 OUTPLLP(pScrn, RADEON_PPLL_CNTL
    [all...]
radeon_tv.c 384 OUTPLLP(pScrn, RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVCLK_SRC_SEL_TVPLL);
386 OUTPLLP(pScrn, RADEON_TV_PLL_CNTL1, RADEON_TVPLL_RESET, ~RADEON_TVPLL_RESET);
390 OUTPLLP(pScrn, RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVPLL_RESET);
395 OUTPLLP(pScrn, RADEON_TV_PLL_CNTL1, 0, ~0xf);
396 OUTPLLP(pScrn, RADEON_TV_PLL_CNTL1, RADEON_TVCLK_SRC_SEL_TVPLL, ~RADEON_TVCLK_SRC_SEL_TVPLL);
398 OUTPLLP(pScrn, RADEON_TV_PLL_CNTL1, (1 << RADEON_TVPDC_SHIFT), ~RADEON_TVPDC_MASK);
399 OUTPLLP(pScrn, RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVPLL_SLEEP);
radeon_macros.h 85 #define OUTPLLP(pScrn, addr, val, mask) \
legacy_output.c 543 OUTPLLP(pScrn, RADEON_VCLK_ECP_CNTL, ulData, ulMask);
591 OUTPLLP(pScrn, RADEON_VCLK_ECP_CNTL, ulData, ulMask);
710 OUTPLLP(pScrn, RADEON_PIXCLKS_CNTL, ulData, ulMask);
748 OUTPLLP(pScrn, RADEON_PIXCLKS_CNTL, ulData, ulMask);
1009 OUTPLLP(pScrn, RADEON_PIXCLKS_CNTL, 0, ~RADEON_PIXCLK_LVDS_ALWAYS_ONb);

Completed in 18 milliseconds