Searched refs:and_mask (Results 1 - 6 of 6) sorted by relevance
| /xsrc/external/mit/MesaLib.old/dist/src/mesa/x86/ |
| H A D | x86_xform.c | 77 GLubyte *and_mask,
|
| /xsrc/external/mit/MesaLib/dist/src/mesa/x86/ |
| H A D | x86_xform.c | 77 GLubyte *and_mask,
|
| /xsrc/external/mit/xf86-video-ati/dist/src/ |
| H A D | radeon_bios.c | 1441 uint32_t val, reg, and_mask, or_mask; local in function:RADEONInitExtTMDSInfoFromBIOS
1483 and_mask = RADEON_BIOS32(index);
1488 (unsigned)reg, (unsigned)and_mask, (unsigned)or_mask);
1490 val = (val & and_mask) | or_mask;
1544 and_mask = RADEON_BIOS32(index);
1549 val = (val & and_mask) | or_mask;
1551 (unsigned)reg, (unsigned)and_mask, (unsigned)or_mask);
1562 and_mask = RADEON_BIOS32(index);
1567 (unsigned)reg, (unsigned)and_mask, (unsigned)or_mask);
1569 val = (val & and_mask) | or_mas
[all...] |
| /xsrc/external/mit/MesaLib.old/dist/src/amd/common/ |
| H A D | ac_llvm_build.c | 3571 ds_pattern_bitmode(unsigned and_mask, unsigned or_mask, unsigned xor_mask) argument
3573 assert(and_mask < 32 && or_mask < 32 && xor_mask < 32);
3574 return and_mask | (or_mask << 5) | (xor_mask << 10);
|
| /xsrc/external/mit/MesaLib/dist/src/amd/llvm/ |
| H A D | ac_llvm_build.c | 3615 static inline unsigned ds_pattern_bitmode(unsigned and_mask, unsigned or_mask, unsigned xor_mask) argument
3617 assert(and_mask < 32 && or_mask < 32 && xor_mask < 32);
3618 return and_mask | (or_mask << 5) | (xor_mask << 10);
|
| /xsrc/external/mit/MesaLib/dist/src/amd/compiler/ |
| H A D | aco_instruction_selection.cpp | 240 unsigned and_mask = mask & 0x1f; local in function:aco::__anon562fcc110110::emit_masked_swizzle
247 if (and_mask == 0x1f && or_mask < 4 && xor_mask < 4) {
252 } else if (and_mask == 0x1f && !or_mask && xor_mask == 8) {
254 } else if (and_mask == 0x1f && !or_mask && xor_mask == 0xf) {
256 } else if (and_mask == 0x1f && !or_mask && xor_mask == 0x7) {
|
Completed in 37 milliseconds