Searched refs:midgard_reg_mode (Results 1 - 10 of 10) sorted by relevance

/xsrc/external/mit/MesaLib/dist/src/panfrost/midgard/
H A Dmidgard_print_constant.c34 midgard_reg_mode reg_mode, bool half,
H A Ddisassemble.c129 midgard_reg_mode reg_mode)
374 bits_for_mode(midgard_reg_mode mode)
392 bits_for_mode_halved(midgard_reg_mode mode, bool half)
404 midgard_reg_mode reg_mode,
436 midgard_reg_mode reg_mode,
466 midgard_reg_mode mode,
661 midgard_reg_mode mode, unsigned reg,
818 midgard_reg_mode mode = alu_field->reg_mode;
H A Dhelpers.h274 /* Lower 2-bits are a midgard_reg_mode */
421 unsigned c, midgard_reg_mode reg_mode, bool half,
H A Dmidgard_print.c121 midgard_reg_mode reg_mode = reg_mode_for_bitsize(max_bitsize_for_alu(ins));
H A Dmidgard.h258 } midgard_reg_mode; typedef in typeref:enum:__anon60a087ed0703
279 /* The expand options depend on both midgard_int_mod and midgard_reg_mode. For
316 midgard_reg_mode reg_mode : 2;
H A Dcompiler.h508 midgard_reg_mode reg_mode_for_bitsize(unsigned bitsize);
H A Dmidgard_emit.c246 midgard_reg_mode reg_mode = reg_mode_for_bitsize(base_size);
H A Dmidgard_compile.c2598 midgard_reg_mode
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/panfrost/midgard/
H A Dmidgard.h171 } midgard_reg_mode; typedef in typeref:enum:__anon43e15d220503
210 midgard_reg_mode reg_mode : 2;
H A Ddisassemble.c135 midgard_reg_mode mode, unsigned reg,
278 bits_for_mode(midgard_reg_mode mode)
295 print_dest(unsigned reg, midgard_reg_mode mode, midgard_dest_override override, bool out_high)
347 midgard_reg_mode mode = alu_field->reg_mode;

Completed in 19 milliseconds