Searched refs:need_magic_ca_pass (Results 1 - 17 of 17) sorted by relevance

/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen6_render.c982 if (!op->need_magic_ca_pass)
1221 ndwords = op->need_magic_ca_pass ? 60 : 6;
1244 if (!kgem_check_batch(&sna->kgem, op->need_magic_ca_pass ? 65 : 5))
2365 tmp->need_magic_ca_pass = false;
2384 tmp->need_magic_ca_pass = true;
2664 tmp->base.need_magic_ca_pass = false;
2928 tmp.need_magic_ca_pass = 0;
3247 tmp.need_magic_ca_pass = false;
3425 op->base.need_magic_ca_pass = false;
3509 tmp.need_magic_ca_pass
[all...]
H A Dgen7_render.c1203 if (!op->need_magic_ca_pass)
1423 ndwords = op->need_magic_ca_pass ? 60 : 6;
1446 if (!kgem_check_batch(&sna->kgem, op->need_magic_ca_pass ? 65 : 6))
2595 tmp->need_magic_ca_pass = false;
2614 tmp->need_magic_ca_pass = true;
2874 tmp->base.need_magic_ca_pass = false;
3141 tmp.need_magic_ca_pass = 0;
3461 tmp.need_magic_ca_pass = false;
3640 op->base.need_magic_ca_pass = false;
3726 tmp.need_magic_ca_pass
[all...]
H A Dgen8_render.c1301 if (!op->need_magic_ca_pass)
1527 ndwords = op->need_magic_ca_pass ? 60 : 6;
1550 if (!kgem_check_batch(&sna->kgem, op->need_magic_ca_pass ? 65 : 6))
2432 tmp->need_magic_ca_pass = false;
2451 tmp->need_magic_ca_pass = true;
2713 tmp->base.need_magic_ca_pass = false;
2982 tmp.need_magic_ca_pass = 0;
3303 tmp.need_magic_ca_pass = false;
3487 op->base.need_magic_ca_pass = false;
3574 tmp.need_magic_ca_pass
[all...]
H A Dgen9_render.c1379 if (!op->need_magic_ca_pass)
1603 ndwords = op->need_magic_ca_pass ? 60 : 6;
1626 if (!kgem_check_batch(&sna->kgem, op->need_magic_ca_pass ? 65 : 6))
2510 tmp->need_magic_ca_pass = false;
2529 tmp->need_magic_ca_pass = true;
2791 tmp->base.need_magic_ca_pass = false;
3061 tmp.need_magic_ca_pass = 0;
3384 tmp.need_magic_ca_pass = false;
3569 op->base.need_magic_ca_pass = false;
3657 tmp.need_magic_ca_pass
[all...]
H A Dgen4_render.c259 if (!op->need_magic_ca_pass)
688 ndwords = op->need_magic_ca_pass? 19 : 6;
715 8*FORCE_FLUSH + (op->need_magic_ca_pass ? 2*19+6 : 6)))
2033 tmp->need_magic_ca_pass = false;
2052 tmp->need_magic_ca_pass = true;
2340 tmp->base.need_magic_ca_pass = false;
2907 op->base.need_magic_ca_pass = 0;
3001 tmp.need_magic_ca_pass = false;
H A Dgen5_render.c247 if (!op->need_magic_ca_pass)
629 ndwords = op->need_magic_ca_pass ? 20 : 6;
654 if (!kgem_check_batch(&sna->kgem, op->need_magic_ca_pass ? 40 : 6))
1989 tmp->need_magic_ca_pass = false;
2006 tmp->need_magic_ca_pass = true;
2281 tmp->base.need_magic_ca_pass = false;
2961 op->base.need_magic_ca_pass = 0;
3071 tmp.need_magic_ca_pass = false;
H A Dsna_render.h90 uint32_t need_magic_ca_pass : 1; member in struct:sna_composite_op
H A Dgen2_render.c1125 if (!op->need_magic_ca_pass)
1186 if (op->need_magic_ca_pass)
1207 assert(!op->need_magic_ca_pass);
2001 tmp->need_magic_ca_pass = true;
3123 tmp.need_magic_ca_pass = false;
H A Dgen3_render.c2222 if (!op->need_magic_ca_pass)
2417 if (op->need_magic_ca_pass)
2439 !op->need_magic_ca_pass) {
2462 if (!kgem_check_batch(&sna->kgem, op->need_magic_ca_pass ? 105: 5))
3607 tmp->need_magic_ca_pass = false;
3658 tmp->need_magic_ca_pass = true;
5980 tmp.need_magic_ca_pass = false;
6124 tmp->base.need_magic_ca_pass = 0;
6207 tmp.need_magic_ca_pass = 0;
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen6_render.c948 if (!op->need_magic_ca_pass)
1187 ndwords = op->need_magic_ca_pass ? 60 : 6;
1210 if (!kgem_check_batch(&sna->kgem, op->need_magic_ca_pass ? 65 : 5))
2291 tmp->need_magic_ca_pass = false;
2310 tmp->need_magic_ca_pass = true;
2590 tmp->base.need_magic_ca_pass = false;
2847 tmp.need_magic_ca_pass = 0;
3166 tmp.need_magic_ca_pass = false;
3344 op->base.need_magic_ca_pass = false;
3428 tmp.need_magic_ca_pass
[all...]
H A Dgen7_render.c1166 if (!op->need_magic_ca_pass)
1386 ndwords = op->need_magic_ca_pass ? 60 : 6;
1409 if (!kgem_check_batch(&sna->kgem, op->need_magic_ca_pass ? 65 : 6))
2511 tmp->need_magic_ca_pass = false;
2530 tmp->need_magic_ca_pass = true;
2790 tmp->base.need_magic_ca_pass = false;
3048 tmp.need_magic_ca_pass = 0;
3368 tmp.need_magic_ca_pass = false;
3547 op->base.need_magic_ca_pass = false;
3633 tmp.need_magic_ca_pass
[all...]
H A Dgen8_render.c1234 if (!op->need_magic_ca_pass)
1460 ndwords = op->need_magic_ca_pass ? 60 : 6;
1483 if (!kgem_check_batch(&sna->kgem, op->need_magic_ca_pass ? 65 : 6))
2331 tmp->need_magic_ca_pass = false;
2350 tmp->need_magic_ca_pass = true;
2612 tmp->base.need_magic_ca_pass = false;
2872 tmp.need_magic_ca_pass = 0;
3193 tmp.need_magic_ca_pass = false;
3377 op->base.need_magic_ca_pass = false;
3464 tmp.need_magic_ca_pass
[all...]
H A Dgen4_render.c222 if (!op->need_magic_ca_pass)
651 ndwords = op->need_magic_ca_pass? 19 : 6;
678 8*FORCE_FLUSH + (op->need_magic_ca_pass ? 2*19+6 : 6)))
1984 tmp->need_magic_ca_pass = false;
2003 tmp->need_magic_ca_pass = true;
2291 tmp->base.need_magic_ca_pass = false;
2841 op->base.need_magic_ca_pass = 0;
2935 tmp.need_magic_ca_pass = false;
H A Dgen5_render.c210 if (!op->need_magic_ca_pass)
592 ndwords = op->need_magic_ca_pass ? 20 : 6;
617 if (!kgem_check_batch(&sna->kgem, op->need_magic_ca_pass ? 40 : 6))
1942 tmp->need_magic_ca_pass = false;
1959 tmp->need_magic_ca_pass = true;
2234 tmp->base.need_magic_ca_pass = false;
2900 op->base.need_magic_ca_pass = 0;
3010 tmp.need_magic_ca_pass = false;
H A Dgen2_render.c1106 if (!op->need_magic_ca_pass)
1167 if (op->need_magic_ca_pass)
1188 assert(!op->need_magic_ca_pass);
1974 tmp->need_magic_ca_pass = true;
3084 tmp.need_magic_ca_pass = false;
H A Dsna_render.h90 uint32_t need_magic_ca_pass : 1; member in struct:sna_composite_op
H A Dgen3_render.c2198 if (!op->need_magic_ca_pass)
2373 if (op->need_magic_ca_pass)
2395 !op->need_magic_ca_pass) {
2418 if (!kgem_check_batch(&sna->kgem, op->need_magic_ca_pass ? 105: 5))
3559 tmp->need_magic_ca_pass = false;
3610 tmp->need_magic_ca_pass = true;
5940 tmp.need_magic_ca_pass = false;
6084 tmp->base.need_magic_ca_pass = 0;
6167 tmp.need_magic_ca_pass = 0;

Completed in 64 milliseconds