| /xsrc/external/mit/libdrm/dist/radeon/ |
| H A D | radeon_cs.h | 123 static inline void radeon_cs_write_qword(struct radeon_cs *cs, uint64_t qword) argument
125 memcpy(cs->packets + cs->cdw, &qword, sizeof(uint64_t));
|
| /xsrc/external/mit/MesaLib/dist/src/panfrost/midgard/ |
| H A D | mir_promote_uniforms.c | 292 unsigned qword = ins->constants.u32[0] / 16; local in function:midgard_promote_uniforms
305 if (!BITSET_TEST(analysis.blocks[ubo].pushed, qword)) {
311 unsigned base = pan_lookup_pushed_ubo(&ctx->info->push, ubo, qword * 16);
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/virgl/ |
| H A D | virgl_encode.h | 63 uint64_t qword)
65 memcpy(state->buf + state->cdw, &qword, sizeof(uint64_t));
62 virgl_encoder_write_qword(struct virgl_cmd_buf * state,uint64_t qword) argument
|
| H A D | virgl_encode.c | 338 uint64_t qword; local in function:virgl_encode_clear
340 STATIC_ASSERT(sizeof(qword) == sizeof(depth));
341 memcpy(&qword, &depth, sizeof(qword));
347 virgl_encoder_write_qword(ctx->cbuf, qword);
|
| /xsrc/external/mit/MesaLib.old/dist/src/intel/vulkan/ |
| H A D | genX_query.c | 390 for (uint32_t qword = 1; qword < (pool->stride / 8); qword++) { local in function:emit_zero_queries
392 anv_address_add(slot_addr, qword * 8),
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/virgl/ |
| H A D | virgl_encode.h | 64 uint64_t qword)
66 memcpy(state->buf + state->cdw, &qword, sizeof(uint64_t));
63 virgl_encoder_write_qword(struct virgl_cmd_buf * state,uint64_t qword) argument
|
| H A D | virgl_encode.c | 604 uint64_t qword; local in function:virgl_encode_clear
606 STATIC_ASSERT(sizeof(qword) == sizeof(depth));
607 memcpy(&qword, &depth, sizeof(qword));
613 virgl_encoder_write_qword(ctx->cbuf, qword);
|
| /xsrc/external/mit/xf86-video-intel/dist/src/sna/ |
| H A D | sna_render_inline.h | 68 static force_inline void batch_emit64(struct sna *sna, uint64_t qword) argument
72 *(uint64_t *)(sna->kgem.batch+sna->kgem.nbatch) = qword;
|
| /xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/ |
| H A D | sna_render_inline.h | 59 static force_inline void batch_emit64(struct sna *sna, uint64_t qword) argument
63 *(uint64_t *)(sna->kgem.batch+sna->kgem.nbatch) = qword;
|
| /xsrc/external/mit/MesaLib/dist/docs/relnotes/ |
| H A D | 20.1.8.rst | 64 - freedreno: Make the pack struct have a .qword for wide addresses.
|
| H A D | 19.1.0.rst | 2900 - iris: simplify batch len qword alignment
|
| H A D | 20.2.0.rst | 1872 - freedreno: Make the pack struct have a .qword for wide addresses.
|
| H A D | 20.3.0.rst | 1535 - freedreno: Make the pack struct have a .qword for wide addresses.
|
| /xsrc/external/mit/MesaLib/dist/src/freedreno/vulkan/ |
| H A D | tu_query.c | 814 A6XX_RB_SAMPLE_COUNT_ADDR(.qword = begin_iova));
935 tu_cs_emit_regs(cs, A6XX_VPC_SO_STREAM_COUNTS(.qword = begin_iova));
1029 A6XX_RB_SAMPLE_COUNT_ADDR(.qword = end_iova));
1213 tu_cs_emit_regs(cs, A6XX_VPC_SO_STREAM_COUNTS(.qword = end_iova));
|
| H A D | tu_clear_blit.c | 196 A6XX_SP_PS_2D_SRC(.qword = va),
230 A6XX_RB_2D_DST(.qword = va),
840 tu_cs_emit_regs(cs, A6XX_SP_FS_TEX_SAMP(.qword = texture.iova + A6XX_TEX_CONST_DWORDS * 4));
850 tu_cs_emit_regs(cs, A6XX_SP_FS_TEX_CONST(.qword = texture.iova));
964 A6XX_RB_MRT_BASE(0, .qword = va),
2785 A6XX_SP_PS_2D_SRC(.qword = cmd->device->physical_device->gmem_base + gmem_offset),
|
| H A D | tu_cmd_buffer.c | 1139 tu_cs_emit_regs(&cs, A6XX_SP_FS_TEX_CONST(.qword = texture.iova));
1685 A6XX_VFD_FETCH_BASE(i, .qword = cmd->state.vb[i].base),
3951 tu_cs_emit_regs(cs, A6XX_PC_TESSFACTOR_ADDR(.qword = tess_factor_iova));
|
| /xsrc/external/mit/MesaLib/dist/src/intel/vulkan/ |
| H A D | genX_query.c | 667 for (uint32_t qword = 1; qword < (pool->stride / 8); qword++) { local in function:emit_zero_queries
669 anv_address_add(slot_addr, qword * 8),
|
| /xsrc/external/mit/MesaLib/dist/src/freedreno/decode/ |
| H A D | cffdec.c | 404 reg_dump_gpuaddr64(const char *name, uint64_t qword, int level) argument
406 dump_gpuaddr(qword, level);
474 reg_disasm_gpuaddr64(const char *name, uint64_t qword, int level) argument
476 disasm_gpuaddr(name, qword, level);
545 void (*fxn64)(const char *name, uint64_t qword, int level);
878 uint64_t qword = (((uint64_t)reg_val(regbase + 1)) << 32) | dword; local in function:dump_register
879 type0_reg[idx].fxn64(type0_reg[idx].regname, qword, level);
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/zink/nir_to_spirv/ |
| H A D | nir_to_spirv.c | 2234 bool qword = bit_size == 64; local in function:emit_load_shared
2244 for (unsigned j = 0; j < 1 + !!qword; j++) {
2250 if (qword)
2267 bool qword = nir_src_bit_size(intr->src[0]) == 64; local in function:emit_store_shared
2280 for (unsigned j = 0; j < 1 + !!qword; j++) {
2281 unsigned comp = ((1 + !!qword) * i) + j;
2284 if (nir_src_num_components(intr->src[0]) != 1 || qword)
|
| /xsrc/external/mit/MesaLib.old/dist/src/mesa/x86/ |
| H A D | assyntax.h | 894 #define QWORD_PTR qword
937 #define QWORD_PTR qword ptr
|
| /xsrc/external/mit/MesaLib/dist/src/mesa/x86/ |
| H A D | assyntax.h | 894 #define QWORD_PTR qword
937 #define QWORD_PTR qword ptr
|