Searched refs:stencil (Results 1 - 25 of 569) sorted by relevance

1234567891011>>

/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/etnaviv/
H A Detnaviv_zsa.c48 /* XXX does stencil[0] / stencil[1] order depend on rs->front_ccw? */
56 * instead of just where the stencil condition holds (GC600 rev 0x0019, without
62 if(so->stencil[i].writemask == 0)
64 so->stencil[i].fail_op = so->stencil[i].zfail_op = so->stencil[i].zpass_op = PIPE_STENCIL_OP_KEEP;
70 * the stencil-modifying functions is used. */
71 if (so->stencil[0].enabled) {
72 if (so->stencil[
[all...]
H A Detnaviv_state.h43 return ctx->zsa && ctx->zsa->stencil[0].enabled;
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/svga/
H A Dsvga_pipe_depthstencil.c75 * Define a vgpu10 depth/stencil state object for the given
76 * svga depth/stencil state.
91 /* Note: we use the ds->stencil[0].enabled value for both the front
92 * and back-face enables. If single-side stencil is used, we'll have
103 ds->stencil[0].enabled, /*f|b*/
104 ds->stencil[0].enabled, /*f*/
105 ds->stencil[0].enabled, /*b*/
108 /* front stencil */
109 ds->stencil[0].fail,
110 ds->stencil[
[all...]
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/etnaviv/
H A Detnaviv_zsa.c53 /* XXX does stencil[0] / stencil[1] order depend on rs->front_ccw? */
57 * instead of just where the stencil condition holds (GC600 rev 0x0019, without
63 if(so->stencil[i].writemask == 0)
65 so->stencil[i].fail_op = so->stencil[i].zfail_op = so->stencil[i].zpass_op = PIPE_STENCIL_OP_KEEP;
71 * the stencil-modifying functions is used. */
72 if (so->stencil[0].enabled) {
73 if (so->stencil[
[all...]
H A Detnaviv_state.h43 return ctx->zsa && ctx->zsa->stencil[0].enabled;
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/svga/
H A Dsvga_pipe_depthstencil.c75 * Define a vgpu10 depth/stencil state object for the given
76 * svga depth/stencil state.
97 /* Note: we use the ds->stencil[0].enabled value for both the front
98 * and back-face enables. If single-side stencil is used, we'll have
108 ds->stencil[0].enabled, /*f|b*/
109 ds->stencil[0].enabled, /*f*/
110 ds->stencil[0].enabled, /*b*/
113 /* front stencil */
114 ds->stencil[0].fail,
115 ds->stencil[
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/softpipe/
H A Dsp_clear.h40 double depth, unsigned stencil);
H A Dsp_clear.c51 double depth, unsigned stencil)
79 /* Clearing only depth or stencil in a combined depth-stencil buffer. */
80 util_clear_depth_stencil(pipe, zsbuf, zs_buffers, depth, stencil,
86 cv = util_pack64_z_stencil(zsbuf->format, depth, stencil);
49 softpipe_clear(struct pipe_context * pipe,unsigned buffers,const union pipe_color_union * color,double depth,unsigned stencil) argument
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/llvmpipe/
H A Dlp_clear.h41 double depth, unsigned stencil);
H A Dlp_clear.c52 unsigned stencil)
62 lp_setup_clear( llvmpipe->setup, color, depth, stencil, buffers );
48 llvmpipe_clear(struct pipe_context * pipe,unsigned buffers,const union pipe_color_union * color,double depth,unsigned stencil) argument
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/llvmpipe/
H A Dlp_clear.h42 double depth, unsigned stencil);
H A Dlp_clear.c54 unsigned stencil)
66 lp_setup_clear( llvmpipe->setup, color, depth, stencil, buffers );
49 llvmpipe_clear(struct pipe_context * pipe,unsigned buffers,const struct pipe_scissor_state * scissor_state,const union pipe_color_union * color,double depth,unsigned stencil) argument
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/softpipe/
H A Dsp_clear.h41 double depth, unsigned stencil);
/xsrc/external/mit/MesaLib.old/dist/src/mesa/state_tracker/
H A Dst_atom_depth.c44 #include "main/stencil.h"
69 * Convert GLenum stencil op tokens to pipe tokens.
122 dsa->stencil[0].enabled = 1;
123 dsa->stencil[0].func = st_compare_func_to_pipe(ctx->Stencil.Function[0]);
124 dsa->stencil[0].fail_op = gl_stencil_op_to_pipe(ctx->Stencil.FailFunc[0]);
125 dsa->stencil[0].zfail_op = gl_stencil_op_to_pipe(ctx->Stencil.ZFailFunc[0]);
126 dsa->stencil[0].zpass_op = gl_stencil_op_to_pipe(ctx->Stencil.ZPassFunc[0]);
127 dsa->stencil[0].valuemask = ctx->Stencil.ValueMask[0] & 0xff;
128 dsa->stencil[0].writemask = ctx->Stencil.WriteMask[0] & 0xff;
133 dsa->stencil[
[all...]
/xsrc/external/mit/MesaLib/dist/src/mesa/state_tracker/
H A Dst_atom_depth.c44 #include "main/stencil.h"
48 * Convert GLenum stencil op tokens to pipe tokens.
101 dsa->stencil[0].enabled = 1;
102 dsa->stencil[0].func = func_to_gallium(ctx->Stencil.Function[0]);
103 dsa->stencil[0].fail_op = gl_stencil_op_to_pipe(ctx->Stencil.FailFunc[0]);
104 dsa->stencil[0].zfail_op = gl_stencil_op_to_pipe(ctx->Stencil.ZFailFunc[0]);
105 dsa->stencil[0].zpass_op = gl_stencil_op_to_pipe(ctx->Stencil.ZPassFunc[0]);
106 dsa->stencil[0].valuemask = ctx->Stencil.ValueMask[0] & 0xff;
107 dsa->stencil[0].writemask = ctx->Stencil.WriteMask[0] & 0xff;
112 dsa->stencil[
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/gallium/docs/source/cso/
H A Ddsa.rst1 .. _depth-stencil-alpha:
6 These three states control the depth, stencil, and alpha tests, used to
32 Whether the stencil test is enabled. For the second stencil, whether the
33 two-sided stencil is enabled. If two-sided stencil is disabled, the other
36 The stencil test function. One of PIPE_FUNC.
38 Stencil test value mask; this is ANDed with the value in the stencil
39 buffer and the reference value before doing the stencil comparison test.
41 Stencil test writemask; this controls which bits of the stencil buffe
[all...]
/xsrc/external/mit/MesaLib/dist/docs/gallium/cso/
H A Ddsa.rst1 .. _depth-stencil-alpha:
6 These three states control the depth, stencil, and alpha tests, used to
32 Whether the stencil test is enabled. For the second stencil, whether the
33 two-sided stencil is enabled. If two-sided stencil is disabled, the other
36 The stencil test function. One of PIPE_FUNC.
38 Stencil test value mask; this is ANDed with the value in the stencil
39 buffer and the reference value before doing the stencil comparison test.
41 Stencil test writemask; this controls which bits of the stencil buffe
[all...]
/xsrc/external/mit/MesaLib.old/dist/src/amd/common/
H A Dac_shader_util.c45 /* Both stencil and sample mask need only 16 bits. */
114 LLVMValueRef stencil, LLVMValueRef samplemask,
119 stencil != NULL,
122 assert(depth || stencil || samplemask);
134 args->out[1] = LLVMGetUndef(ctx->f32); /* G, stencil test val[0:7], stencil op val[8:15] */
142 if (stencil) {
144 stencil = ac_to_integer(ctx, stencil);
145 stencil
113 ac_export_mrt_z(struct ac_llvm_context * ctx,LLVMValueRef depth,LLVMValueRef stencil,LLVMValueRef samplemask,struct ac_export_args * args) argument
[all...]
H A Dac_shader_util.h45 LLVMValueRef stencil, LLVMValueRef samplemask,
/xsrc/external/mit/MesaLib.old/dist/src/mesa/swrast/
H A Ds_stencil.h41 GLint n, GLint x, GLint y, GLubyte stencil[]);
46 const GLubyte stencil[] );
/xsrc/external/mit/MesaLib/dist/src/mesa/swrast/
H A Ds_stencil.h41 GLint n, GLint x, GLint y, GLubyte stencil[]);
46 const GLubyte stencil[] );
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/freedreno/a2xx/
H A Dfd2_zsa.c57 if (cso->stencil[0].enabled) {
58 const struct pipe_stencil_state *s = &cso->stencil[0];
71 if (cso->stencil[1].enabled) {
72 const struct pipe_stencil_state *bs = &cso->stencil[1];
/xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/freedreno/a3xx/
H A Dfd3_zsa.c59 if (cso->stencil[0].enabled) {
60 const struct pipe_stencil_state *s = &cso->stencil[0];
74 if (cso->stencil[1].enabled) {
75 const struct pipe_stencil_state *bs = &cso->stencil[1];
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/freedreno/a2xx/
H A Dfd2_zsa.c57 if (cso->stencil[0].enabled) {
58 const struct pipe_stencil_state *s = &cso->stencil[0];
71 if (cso->stencil[1].enabled) {
72 const struct pipe_stencil_state *bs = &cso->stencil[1];
/xsrc/external/mit/MesaLib/dist/src/gallium/drivers/freedreno/a3xx/
H A Dfd3_zsa.c57 if (cso->stencil[0].enabled) {
58 const struct pipe_stencil_state *s = &cso->stencil[0];
72 if (cso->stencil[1].enabled) {
73 const struct pipe_stencil_state *bs = &cso->stencil[1];

Completed in 13 milliseconds

1234567891011>>