HomeSort by: relevance | last modified time | path
    Searched refs:ucDispPllConfig (Results 1 - 2 of 2) sorted by relevancy

  /xsrc/external/mit/xf86-video-ati/dist/src/
atombios_crtc.c 462 args.v3.sInput.ucDispPllConfig = 0;
464 args.v3.sInput.ucDispPllConfig |= DISPPLL_CONFIG_COHERENT_MODE;
466 args.v3.sInput.ucDispPllConfig |= DISPPLL_CONFIG_DUAL_LINK;
468 // args.v3.sInput.ucDispPllConfig |= DISPPLL_CONFIG_SS_ENABLE;
470 /* ErrorF("before %d 0x%x\n", args.v3.sInput.usPixelClock, args.v3.sInput.ucDispPllConfig); */
  /xsrc/external/mit/xf86-video-ati/dist/src/AtomBios/includes/
atombios.h 1246 UCHAR ucDispPllConfig; // display pll configure parameter defined as following DISPPLL_CONFIG_XXXX

Completed in 17 milliseconds