| /src/sys/external/bsd/drm2/dist/drm/radeon/ |
| radeon_ni.c | 905 u32 cgts_sm_ctrl_reg; local in function:cayman_gpu_init
1173 cgts_sm_ctrl_reg = RREG32(CGTS_SM_CTRL_REG);
1175 WREG32(CGTS_SM_CTRL_REG, OVERRIDE);
1176 WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg);
|
| radeon_ni.c | 905 u32 cgts_sm_ctrl_reg; local in function:cayman_gpu_init
1173 cgts_sm_ctrl_reg = RREG32(CGTS_SM_CTRL_REG);
1175 WREG32(CGTS_SM_CTRL_REG, OVERRIDE);
1176 WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg);
|
| radeon_ni.c | 905 u32 cgts_sm_ctrl_reg; local in function:cayman_gpu_init
1173 cgts_sm_ctrl_reg = RREG32(CGTS_SM_CTRL_REG);
1175 WREG32(CGTS_SM_CTRL_REG, OVERRIDE);
1176 WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg);
|
| radeon_ni.c | 905 u32 cgts_sm_ctrl_reg; local in function:cayman_gpu_init
1173 cgts_sm_ctrl_reg = RREG32(CGTS_SM_CTRL_REG);
1175 WREG32(CGTS_SM_CTRL_REG, OVERRIDE);
1176 WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg);
|
| radeon_cypress_dpm.c | 184 u32 cgts_sm_ctrl_reg; local in function:cypress_mg_clock_gating_enable
187 cgts_sm_ctrl_reg = CEDAR_MGCGCGTSSMCTRL_DFLT;
189 cgts_sm_ctrl_reg = REDWOOD_MGCGCGTSSMCTRL_DFLT;
191 cgts_sm_ctrl_reg = CYPRESS_MGCGCGTSSMCTRL_DFLT;
201 WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg);
222 WREG32(CGTS_SM_CTRL_REG, 0x81f44bc0);
|
| radeon_cypress_dpm.c | 184 u32 cgts_sm_ctrl_reg; local in function:cypress_mg_clock_gating_enable
187 cgts_sm_ctrl_reg = CEDAR_MGCGCGTSSMCTRL_DFLT;
189 cgts_sm_ctrl_reg = REDWOOD_MGCGCGTSSMCTRL_DFLT;
191 cgts_sm_ctrl_reg = CYPRESS_MGCGCGTSSMCTRL_DFLT;
201 WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg);
222 WREG32(CGTS_SM_CTRL_REG, 0x81f44bc0);
|
| radeon_cypress_dpm.c | 184 u32 cgts_sm_ctrl_reg; local in function:cypress_mg_clock_gating_enable
187 cgts_sm_ctrl_reg = CEDAR_MGCGCGTSSMCTRL_DFLT;
189 cgts_sm_ctrl_reg = REDWOOD_MGCGCGTSSMCTRL_DFLT;
191 cgts_sm_ctrl_reg = CYPRESS_MGCGCGTSSMCTRL_DFLT;
201 WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg);
222 WREG32(CGTS_SM_CTRL_REG, 0x81f44bc0);
|
| radeon_cypress_dpm.c | 184 u32 cgts_sm_ctrl_reg; local in function:cypress_mg_clock_gating_enable
187 cgts_sm_ctrl_reg = CEDAR_MGCGCGTSSMCTRL_DFLT;
189 cgts_sm_ctrl_reg = REDWOOD_MGCGCGTSSMCTRL_DFLT;
191 cgts_sm_ctrl_reg = CYPRESS_MGCGCGTSSMCTRL_DFLT;
201 WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg);
222 WREG32(CGTS_SM_CTRL_REG, 0x81f44bc0);
|
