HomeSort by: relevance | last modified time | path
    Searched defs:asic_blank_end (Results 1 - 6 of 6) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/calcs/
amdgpu_dcn_calcs.c 735 int vesa_sync_start, asic_blank_end, asic_blank_start; local in function:dcn_validate_bandwidth
1194 asic_blank_end = (pipe->stream->timing.v_total -
1199 asic_blank_start = asic_blank_end +
1206 pipe->pipe_dlg_param.vblank_end = asic_blank_end;
amdgpu_dcn_calcs.c 735 int vesa_sync_start, asic_blank_end, asic_blank_start; local in function:dcn_validate_bandwidth
1194 asic_blank_end = (pipe->stream->timing.v_total -
1199 asic_blank_start = asic_blank_end +
1206 pipe->pipe_dlg_param.vblank_end = asic_blank_end;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
amdgpu_dcn10_optc.c 155 uint32_t asic_blank_end; local in function:optc1_program_timing
190 asic_blank_end = asic_blank_start -
197 OTG_H_BLANK_END, asic_blank_end);
231 asic_blank_end = asic_blank_start -
238 OTG_V_BLANK_END, asic_blank_end);
304 uint32_t asic_blank_end; local in function:optc1_set_vtg_params
318 asic_blank_end = v_init -
324 vertical_line_start = asic_blank_end - optc1->vstartup_start + 1;
332 if ((optc1->vstartup_start/2)*2 > asic_blank_end)
amdgpu_dcn10_optc.c 155 uint32_t asic_blank_end; local in function:optc1_program_timing
190 asic_blank_end = asic_blank_start -
197 OTG_H_BLANK_END, asic_blank_end);
231 asic_blank_end = asic_blank_start -
238 OTG_V_BLANK_END, asic_blank_end);
304 uint32_t asic_blank_end; local in function:optc1_set_vtg_params
318 asic_blank_end = v_init -
324 vertical_line_start = asic_blank_end - optc1->vstartup_start + 1;
332 if ((optc1->vstartup_start/2)*2 > asic_blank_end)
amdgpu_dcn10_hw_sequencer.c 3111 int asic_blank_end; local in function:dcn10_get_vupdate_offset_from_vsync
3124 asic_blank_end = (patched_crtc_timing.v_total -
3129 vertical_line_start = asic_blank_end -
amdgpu_dcn10_hw_sequencer.c 3111 int asic_blank_end; local in function:dcn10_get_vupdate_offset_from_vsync
3124 asic_blank_end = (patched_crtc_timing.v_total -
3129 vertical_line_start = asic_blank_end -

Completed in 30 milliseconds