| /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/ |
| amdgpu_dcn20_dccg.c | 86 uint32_t clk_sel = 0; local in function:dccg2_get_dccg_ref_freq
88 REG_GET_2(REFCLK_CNTL, REFCLK_CLOCK_EN, &clk_en, REFCLK_SRC_SEL, &clk_sel);
|
| amdgpu_dcn20_dccg.c | 86 uint32_t clk_sel = 0; local in function:dccg2_get_dccg_ref_freq
88 REG_GET_2(REFCLK_CNTL, REFCLK_CLOCK_EN, &clk_en, REFCLK_SRC_SEL, &clk_sel);
|
| amdgpu_dcn20_dccg.c | 86 uint32_t clk_sel = 0; local in function:dccg2_get_dccg_ref_freq
88 REG_GET_2(REFCLK_CNTL, REFCLK_CLOCK_EN, &clk_en, REFCLK_SRC_SEL, &clk_sel);
|
| /src/sys/external/bsd/drm2/dist/drm/i915/display/ |
| intel_display.c | 10604 u32 clk_sel = I915_READ(DDI_CLK_SEL(port)) & DDI_CLK_SEL_MASK; local in function:icl_get_ddi_pll
10606 if (clk_sel == DDI_CLK_SEL_MG) {
10611 WARN_ON(clk_sel < DDI_CLK_SEL_TBT_162);
|
| intel_display.c | 10604 u32 clk_sel = I915_READ(DDI_CLK_SEL(port)) & DDI_CLK_SEL_MASK; local in function:icl_get_ddi_pll
10606 if (clk_sel == DDI_CLK_SEL_MG) {
10611 WARN_ON(clk_sel < DDI_CLK_SEL_TBT_162);
|
| intel_display.c | 10604 u32 clk_sel = I915_READ(DDI_CLK_SEL(port)) & DDI_CLK_SEL_MASK; local in function:icl_get_ddi_pll
10606 if (clk_sel == DDI_CLK_SEL_MG) {
10611 WARN_ON(clk_sel < DDI_CLK_SEL_TBT_162);
|
