| /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
| amdgpu_cik.c | 1507 u32 max_lw, current_lw, tmp; local in function:cik_pcie_gen3_enable
1524 current_lw = (tmp & PCIE_LC_STATUS1__LC_OPERATING_LINK_WIDTH_MASK)
1527 if (current_lw < max_lw) {
|
| amdgpu_si.c | 1701 u32 max_lw, current_lw, tmp; local in function:si_pcie_gen3_enable
1717 current_lw = (tmp & LC_OPERATING_LINK_WIDTH_MASK) >> LC_OPERATING_LINK_WIDTH_SHIFT;
1719 if (current_lw < max_lw) {
|
| amdgpu_cik.c | 1507 u32 max_lw, current_lw, tmp; local in function:cik_pcie_gen3_enable
1524 current_lw = (tmp & PCIE_LC_STATUS1__LC_OPERATING_LINK_WIDTH_MASK)
1527 if (current_lw < max_lw) {
|
| amdgpu_si.c | 1701 u32 max_lw, current_lw, tmp; local in function:si_pcie_gen3_enable
1717 current_lw = (tmp & LC_OPERATING_LINK_WIDTH_MASK) >> LC_OPERATING_LINK_WIDTH_SHIFT;
1719 if (current_lw < max_lw) {
|
| /src/sys/external/bsd/drm2/dist/drm/radeon/ |
| radeon_si.c | 7153 u32 max_lw, current_lw, tmp; local in function:si_pcie_gen3_enable
7169 current_lw = (tmp & LC_OPERATING_LINK_WIDTH_MASK) >> LC_OPERATING_LINK_WIDTH_SHIFT;
7171 if (current_lw < max_lw) {
|
| radeon_si.c | 7153 u32 max_lw, current_lw, tmp; local in function:si_pcie_gen3_enable
7169 current_lw = (tmp & LC_OPERATING_LINK_WIDTH_MASK) >> LC_OPERATING_LINK_WIDTH_SHIFT;
7171 if (current_lw < max_lw) {
|
| radeon_cik.c | 9618 u32 max_lw, current_lw, tmp; local in function:cik_pcie_gen3_enable
9634 current_lw = (tmp & LC_OPERATING_LINK_WIDTH_MASK) >> LC_OPERATING_LINK_WIDTH_SHIFT;
9636 if (current_lw < max_lw) {
|
| radeon_cik.c | 9618 u32 max_lw, current_lw, tmp; local in function:cik_pcie_gen3_enable
9634 current_lw = (tmp & LC_OPERATING_LINK_WIDTH_MASK) >> LC_OPERATING_LINK_WIDTH_SHIFT;
9636 if (current_lw < max_lw) {
|
