HomeSort by: relevance | last modified time | path
    Searched defs:divn (Results 1 - 12 of 12) sorted by relevancy

  /src/sys/arch/arm/s3c2xx0/
s3c2410.c 208 uint32_t pllcon, divn; local in function:s3c24x0_clock_freq2
213 divn = *(volatile uint32_t *)(clkman_base + CLKMAN_CLKDIVN);
221 if (divn & CLKDIVN_HDIVN)
224 if (divn & CLKDIVN_PDIVN)
s3c2440.c 240 uint32_t pllcon, divn, camdivn; local in function:s3c24x0_clock_freq2
245 divn = *(volatile uint32_t *)(clkman_base + CLKMAN_CLKDIVN);
256 switch( (divn & CLKDIVN_HDIVN_MASK) >> CLKDIVN_HDIVN_SHIFT )
285 if (divn & CLKDIVN_PDIVN)
s3c2410.c 208 uint32_t pllcon, divn; local in function:s3c24x0_clock_freq2
213 divn = *(volatile uint32_t *)(clkman_base + CLKMAN_CLKDIVN);
221 if (divn & CLKDIVN_HDIVN)
224 if (divn & CLKDIVN_PDIVN)
s3c2440.c 240 uint32_t pllcon, divn, camdivn; local in function:s3c24x0_clock_freq2
245 divn = *(volatile uint32_t *)(clkman_base + CLKMAN_CLKDIVN);
256 switch( (divn & CLKDIVN_HDIVN_MASK) >> CLKDIVN_HDIVN_SHIFT )
285 if (divn & CLKDIVN_PDIVN)
  /src/sys/arch/arm/nvidia/
tegra124_cpu.c 87 u_int divn; member in struct:tegra124_cpufreq_rate
tegra124_cpu.c 87 u_int divn; member in struct:tegra124_cpufreq_rate
tegra124_car.c 1025 u_int divm, divn, divp; local in function:tegra124_car_clock_get_rate_pll
1038 divn = __SHIFTOUT(base, tpll->divn_mask);
1045 rate = (uint64_t)rate_parent * divn;
1068 const u_int divn = rate / rate_parent; local in function:tegra124_car_clock_set_rate_pll
1085 base |= __SHIFTIN(divn, CAR_PLLX_BASE_DIVN);
1109 const u_int divn = (rate << pldiv) / rate_parent; local in function:tegra124_car_clock_set_rate_pll
1114 __SHIFTIN(divn, CAR_PLLD2_BASE_DIVN) |
tegra210_car.c 1147 u_int divm, divn, divp; local in function:tegra210_car_clock_get_rate_pll
1160 divn = __SHIFTOUT(base, tpll->divn_mask);
1173 rate = (uint64_t)rate_parent * divn;
1196 const u_int divn = rate / rate_parent; local in function:tegra210_car_clock_set_rate_pll
1213 base |= __SHIFTIN(divn, CAR_PLLX_BASE_DIVN);
1237 const u_int divn = (rate << pldiv) / rate_parent; local in function:tegra210_car_clock_set_rate_pll
1242 __SHIFTIN(divn, CAR_PLLD2_BASE_DIVN) |
tegra124_car.c 1025 u_int divm, divn, divp; local in function:tegra124_car_clock_get_rate_pll
1038 divn = __SHIFTOUT(base, tpll->divn_mask);
1045 rate = (uint64_t)rate_parent * divn;
1068 const u_int divn = rate / rate_parent; local in function:tegra124_car_clock_set_rate_pll
1085 base |= __SHIFTIN(divn, CAR_PLLX_BASE_DIVN);
1109 const u_int divn = (rate << pldiv) / rate_parent; local in function:tegra124_car_clock_set_rate_pll
1114 __SHIFTIN(divn, CAR_PLLD2_BASE_DIVN) |
tegra210_car.c 1147 u_int divm, divn, divp; local in function:tegra210_car_clock_get_rate_pll
1160 divn = __SHIFTOUT(base, tpll->divn_mask);
1173 rate = (uint64_t)rate_parent * divn;
1196 const u_int divn = rate / rate_parent; local in function:tegra210_car_clock_set_rate_pll
1213 base |= __SHIFTIN(divn, CAR_PLLX_BASE_DIVN);
1237 const u_int divn = (rate << pldiv) / rate_parent; local in function:tegra210_car_clock_set_rate_pll
1242 __SHIFTIN(divn, CAR_PLLD2_BASE_DIVN) |
  /src/sys/arch/evbarm/stand/boot2440/
main.c 410 uint32_t pllcon, divn, camdivn; local in function:s3c24x0_clock_freq2
415 divn = *(volatile uint32_t *)(clkman_base + CLKMAN_CLKDIVN);
426 switch( (divn & CLKDIVN_HDIVN_MASK) >> CLKDIVN_HDIVN_SHIFT )
455 if (divn & CLKDIVN_PDIVN)
main.c 410 uint32_t pllcon, divn, camdivn; local in function:s3c24x0_clock_freq2
415 divn = *(volatile uint32_t *)(clkman_base + CLKMAN_CLKDIVN);
426 switch( (divn & CLKDIVN_HDIVN_MASK) >> CLKDIVN_HDIVN_SHIFT )
455 if (divn & CLKDIVN_PDIVN)

Completed in 38 milliseconds