HomeSort by: relevance | last modified time | path
    Searched defs:dscl_mode_sel (Results 1 - 6 of 6) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
amdgpu_dcn10_dpp.c 76 * DSCL_MODE_SEL must be set to 1
80 * DSCL_MODE_SEL must be set to 0
84 * DSCL_MODE_SEL must be set to 0
89 enum dscl_mode_sel { enum
amdgpu_dcn10_dpp.c 76 * DSCL_MODE_SEL must be set to 1
80 * DSCL_MODE_SEL must be set to 0
84 * DSCL_MODE_SEL must be set to 0
89 enum dscl_mode_sel { enum
amdgpu_dcn10_dpp_cm.c 73 * DSCL_MODE_SEL must be set to 1
77 * DSCL_MODE_SEL must be set to 0
81 * DSCL_MODE_SEL must be set to 0
86 enum dscl_mode_sel { enum
amdgpu_dcn10_dpp_cm.c 73 * DSCL_MODE_SEL must be set to 1
77 * DSCL_MODE_SEL must be set to 0
81 * DSCL_MODE_SEL must be set to 0
86 enum dscl_mode_sel { enum
amdgpu_dcn10_dpp_dscl.c 70 * DSCL_MODE_SEL must be set to 1
74 * DSCL_MODE_SEL must be set to 0
78 * DSCL_MODE_SEL must be set to 0
83 enum dscl_mode_sel { enum
172 static enum dscl_mode_sel dpp1_dscl_get_dscl_mode(
535 enum dscl_mode_sel dscl_mode = dpp1_dscl_get_dscl_mode(
674 enum dscl_mode_sel dscl_mode = dpp1_dscl_get_dscl_mode(
amdgpu_dcn10_dpp_dscl.c 70 * DSCL_MODE_SEL must be set to 1
74 * DSCL_MODE_SEL must be set to 0
78 * DSCL_MODE_SEL must be set to 0
83 enum dscl_mode_sel { enum
172 static enum dscl_mode_sel dpp1_dscl_get_dscl_mode(
535 enum dscl_mode_sel dscl_mode = dpp1_dscl_get_dscl_mode(
674 enum dscl_mode_sel dscl_mode = dpp1_dscl_get_dscl_mode(

Completed in 127 milliseconds