HomeSort by: relevance | last modified time | path
    Searched defs:gcr (Results 1 - 20 of 20) sorted by relevancy

  /src/sys/arch/hpcsh/dev/hd64461/
hd64461_machdep.c 55 r = hd64461_reg_read_1(gcr); \
57 hd64461_reg_write_1(gcr, r); \
61 r = hd64461_reg_read_1(gcr); \
63 hd64461_reg_write_1(gcr, r); \
77 bus_addr_t gcr, scr; local in function:hd64461pcmcia_power
81 gcr = HD64461_PCCGCR(ch);
hd64461_machdep.c 55 r = hd64461_reg_read_1(gcr); \
57 hd64461_reg_write_1(gcr, r); \
61 r = hd64461_reg_read_1(gcr); \
63 hd64461_reg_write_1(gcr, r); \
77 bus_addr_t gcr, scr; local in function:hd64461pcmcia_power
81 gcr = HD64461_PCCGCR(ch);
hd64461pcmcia.c 780 bus_addr_t isr, gcr; local in function:hd64461pcmcia_chip_socket_enable
786 gcr = HD64461_PCCGCR(channel);
792 r = hd64461_reg_read_1(gcr);
795 hd64461_reg_write_1(gcr, r);
804 hd64461_reg_write_1(gcr, r);
838 bus_addr_t gcr; local in function:hd64461pcmcia_chip_socket_settype
842 gcr = HD64461_PCCGCR(channel);
845 r = hd64461_reg_read_1(gcr);
855 hd64461_reg_write_1(gcr, r);
882 bus_addr_t scr, gcr; local in function:hd64461pcmcia_power_off
917 bus_addr_t gcr, isr; local in function:hd64461pcmcia_power_on
    [all...]
hd64461pcmcia.c 780 bus_addr_t isr, gcr; local in function:hd64461pcmcia_chip_socket_enable
786 gcr = HD64461_PCCGCR(channel);
792 r = hd64461_reg_read_1(gcr);
795 hd64461_reg_write_1(gcr, r);
804 hd64461_reg_write_1(gcr, r);
838 bus_addr_t gcr; local in function:hd64461pcmcia_chip_socket_settype
842 gcr = HD64461_PCCGCR(channel);
845 r = hd64461_reg_read_1(gcr);
855 hd64461_reg_write_1(gcr, r);
882 bus_addr_t scr, gcr; local in function:hd64461pcmcia_power_off
917 bus_addr_t gcr, isr; local in function:hd64461pcmcia_power_on
    [all...]
  /src/sys/dev/ic/
am79c930.c 363 * Set bits in GCR.
369 u_int8_t gcr = bus_space_read_1 (sc->sc_iot, sc->sc_ioh, AM79C930_GCR); local in function:am79c930_gcr_setbits
371 gcr |= bits;
373 bus_space_write_1(sc->sc_iot, sc->sc_ioh, AM79C930_GCR, gcr);
377 * Clear bits in GCR.
383 u_int8_t gcr = bus_space_read_1 (sc->sc_iot, sc->sc_ioh, AM79C930_GCR); local in function:am79c930_gcr_clearbits
385 gcr &= ~bits;
387 bus_space_write_1(sc->sc_iot, sc->sc_ioh, AM79C930_GCR, gcr);
am79c930.c 363 * Set bits in GCR.
369 u_int8_t gcr = bus_space_read_1 (sc->sc_iot, sc->sc_ioh, AM79C930_GCR); local in function:am79c930_gcr_setbits
371 gcr |= bits;
373 bus_space_write_1(sc->sc_iot, sc->sc_ioh, AM79C930_GCR, gcr);
377 * Clear bits in GCR.
383 u_int8_t gcr = bus_space_read_1 (sc->sc_iot, sc->sc_ioh, AM79C930_GCR); local in function:am79c930_gcr_clearbits
385 gcr &= ~bits;
387 bus_space_write_1(sc->sc_iot, sc->sc_ioh, AM79C930_GCR, gcr);
we.c 566 uint8_t hwr, gcr, irr; local in function:we_set_media
572 gcr = bus_space_read_1(asict, asich, WE790_GCR);
574 gcr |= WE790_GCR_GPOUT;
576 gcr &= ~WE790_GCR_GPOUT;
578 gcr | WE790_GCR_LIT);
we.c 566 uint8_t hwr, gcr, irr; local in function:we_set_media
572 gcr = bus_space_read_1(asict, asich, WE790_GCR);
574 gcr |= WE790_GCR_GPOUT;
576 gcr &= ~WE790_GCR_GPOUT;
578 gcr | WE790_GCR_LIT);
  /src/sys/arch/arm/sunxi/
sun6i_spi.c 110 uint32_t gcr, isr; local in function:sun6ispi_attach
164 gcr = SPI_GCR_SRST;
165 SPIREG_WRITE(sc, SPI_GCR, gcr);
171 gcr = bus_space_read_4(sc->sc_iot, sc->sc_ioh, SPI_GCR);
172 if ((gcr & SPI_GCR_SRST) == 0)
177 gcr = SPI_GCR_TP_EN | SPI_GCR_MODE | SPI_GCR_EN;
178 SPIREG_WRITE(sc, SPI_GCR, gcr);
sun6i_spi.c 110 uint32_t gcr, isr; local in function:sun6ispi_attach
164 gcr = SPI_GCR_SRST;
165 SPIREG_WRITE(sc, SPI_GCR, gcr);
171 gcr = bus_space_read_4(sc->sc_iot, sc->sc_ioh, SPI_GCR);
172 if ((gcr & SPI_GCR_SRST) == 0)
177 gcr = SPI_GCR_TP_EN | SPI_GCR_MODE | SPI_GCR_EN;
178 SPIREG_WRITE(sc, SPI_GCR, gcr);
  /src/sys/dev/pci/ixgbe/
ixgbe_82598.c 88 u32 gcr = IXGBE_READ_REG(hw, IXGBE_GCR); local in function:ixgbe_set_pcie_completion_timeout
92 if (gcr & IXGBE_GCR_CMPL_TMOUT_MASK)
97 * timeout of 10ms to 250ms through the GCR register
99 if (!(gcr & IXGBE_GCR_CAP_VER2)) {
100 gcr |= IXGBE_GCR_CMPL_TMOUT_10ms;
114 gcr &= ~IXGBE_GCR_CMPL_TMOUT_RESEND;
115 IXGBE_WRITE_REG(hw, IXGBE_GCR, gcr);
ixgbe_82598.c 88 u32 gcr = IXGBE_READ_REG(hw, IXGBE_GCR); local in function:ixgbe_set_pcie_completion_timeout
92 if (gcr & IXGBE_GCR_CMPL_TMOUT_MASK)
97 * timeout of 10ms to 250ms through the GCR register
99 if (!(gcr & IXGBE_GCR_CAP_VER2)) {
100 gcr |= IXGBE_GCR_CMPL_TMOUT_10ms;
114 gcr &= ~IXGBE_GCR_CMPL_TMOUT_RESEND;
115 IXGBE_WRITE_REG(hw, IXGBE_GCR, gcr);
  /src/sys/arch/hpcsh/dev/hd64465/
hd64465pcmcia.c 668 bus_addr_t gcr; local in function:hd64465pcmcia_chip_socket_enable
672 gcr = HD64461_PCCGCR(channel);
674 r = hd64465_reg_read_1(gcr);
676 hd64465_reg_write_1(gcr, r);
689 bus_addr_t gcr; local in function:hd64465pcmcia_chip_socket_settype
693 gcr = HD64461_PCCGCR(channel);
696 r = hd64465_reg_read_1(gcr);
701 hd64465_reg_write_1(gcr, r);
hd64465pcmcia.c 668 bus_addr_t gcr; local in function:hd64465pcmcia_chip_socket_enable
672 gcr = HD64461_PCCGCR(channel);
674 r = hd64465_reg_read_1(gcr);
676 hd64465_reg_write_1(gcr, r);
689 bus_addr_t gcr; local in function:hd64465pcmcia_chip_socket_settype
693 gcr = HD64461_PCCGCR(channel);
696 r = hd64465_reg_read_1(gcr);
701 hd64465_reg_write_1(gcr, r);
  /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
nuvoton-common-npcm7xx.dtsi 91 gcr: gcr@800000 { label
92 compatible = "nuvoton,npcm750-gcr", "syscon", "simple-mfd";
nuvoton-common-npcm7xx.dtsi 91 gcr: gcr@800000 { label
92 compatible = "nuvoton,npcm750-gcr", "syscon", "simple-mfd";
  /src/sys/arch/x68k/x68k/
iodevice.h 76 char pada[5]; unsigned char gcr; member in struct:dmac
iodevice.h 76 char pada[5]; unsigned char gcr; member in struct:dmac
  /src/sys/dev/pci/
if_wm.c 4625 uint32_t gcr; local in function:wm_set_pcie_completion_timeout
4628 gcr = CSR_READ(sc, WMREG_GCR);
4631 if ((gcr & GCR_CMPL_TMOUT_MASK) != 0)
4634 if ((gcr & GCR_CAP_VER2) == 0) {
4635 gcr |= GCR_CMPL_TMOUT_10MS;
4647 gcr &= ~GCR_CMPL_TMOUT_RESEND;
4649 CSR_WRITE(sc, WMREG_GCR, gcr);
if_wm.c 4625 uint32_t gcr; local in function:wm_set_pcie_completion_timeout
4628 gcr = CSR_READ(sc, WMREG_GCR);
4631 if ((gcr & GCR_CMPL_TMOUT_MASK) != 0)
4634 if ((gcr & GCR_CAP_VER2) == 0) {
4635 gcr |= GCR_CMPL_TMOUT_10MS;
4647 gcr &= ~GCR_CMPL_TMOUT_RESEND;
4649 CSR_WRITE(sc, WMREG_GCR, gcr);

Completed in 56 milliseconds