| /src/sys/arch/mips/adm5120/ |
| adm5120_intr.c | 268 uint32_t irqmask, irqstat; local in function:evbmips_iointr
275 irqstat = REG_READ(ICU_FIQ_STATUS_REG);
277 irqstat = REG_READ(ICU_STATUS_REG);
282 if (irqmask & irqstat) {
|
| adm5120_intr.c | 268 uint32_t irqmask, irqstat; local in function:evbmips_iointr
275 irqstat = REG_READ(ICU_FIQ_STATUS_REG);
277 irqstat = REG_READ(ICU_STATUS_REG);
282 if (irqmask & irqstat) {
|
| /src/sys/arch/mips/alchemy/ |
| au_icu.c | 316 uint32_t icu_base, irqstat, irqmask; local in function:au_iointr
318 icu_base = irqstat = 0;
330 * irqstat = REGVAL(
340 irqstat = REGVAL(icu_base + IC_REQUEST0_INT);
344 irqstat = REGVAL(icu_base + IC_REQUEST1_INT);
348 irqstat = REGVAL(icu_base + IC_REQUEST0_INT);
352 irqstat = REGVAL(icu_base + IC_REQUEST1_INT);
360 if (mask & irqmask & irqstat) {
|
| au_icu.c | 316 uint32_t icu_base, irqstat, irqmask; local in function:au_iointr
318 icu_base = irqstat = 0;
330 * irqstat = REGVAL(
340 irqstat = REGVAL(icu_base + IC_REQUEST0_INT);
344 irqstat = REGVAL(icu_base + IC_REQUEST1_INT);
348 irqstat = REGVAL(icu_base + IC_REQUEST0_INT);
352 irqstat = REGVAL(icu_base + IC_REQUEST1_INT);
360 if (mask & irqmask & irqstat) {
|
| /src/sys/dev/pci/ |
| oboe.c | 529 uint8_t irqstat = INB(sc, OBOE_ISR); local in function:oboe_intr
531 if (!(irqstat & 0xf8))
534 DPRINTF(("oboe_intr stat=0x%x\n", irqstat));
536 OUTB(sc, irqstat, OBOE_ISR);
538 if (irqstat & OBOE_ISR_RXDONE) {
575 if (irqstat & OBOE_ISR_TXDONE) {
|
| oboe.c | 529 uint8_t irqstat = INB(sc, OBOE_ISR); local in function:oboe_intr
531 if (!(irqstat & 0xf8))
534 DPRINTF(("oboe_intr stat=0x%x\n", irqstat));
536 OUTB(sc, irqstat, OBOE_ISR);
538 if (irqstat & OBOE_ISR_RXDONE) {
575 if (irqstat & OBOE_ISR_TXDONE) {
|
