/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/ |
amdgpu_dcn10_dpp_cm.c | 357 bool is_ram_a) 364 CM_RGAM_LUT_WRITE_SEL, is_ram_a == true ? 0:1); 666 bool is_ram_a) 675 is_ram_a == true ? 0:1); 695 bool is_ram_a = true; local in function:dpp1_set_degamma_pwl 699 dpp1_degamma_ram_inuse(dpp_base, &is_ram_a); 700 if (is_ram_a == true) 706 params->hw_points_num, !is_ram_a); 707 dpp1_degamma_ram_select(dpp_base, !is_ram_a);
|
amdgpu_dcn10_dpp_cm.c | 357 bool is_ram_a) 364 CM_RGAM_LUT_WRITE_SEL, is_ram_a == true ? 0:1); 666 bool is_ram_a) 675 is_ram_a == true ? 0:1); 695 bool is_ram_a = true; local in function:dpp1_set_degamma_pwl 699 dpp1_degamma_ram_inuse(dpp_base, &is_ram_a); 700 if (is_ram_a == true) 706 params->hw_points_num, !is_ram_a); 707 dpp1_degamma_ram_select(dpp_base, !is_ram_a);
|
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/ |
amdgpu_dcn20_dpp_cm.c | 94 bool is_ram_a) 102 is_ram_a == true ? 0:1); 125 bool is_ram_a = true; local in function:dpp2_set_degamma_pwl 129 dpp2_degamma_ram_inuse(dpp_base, &is_ram_a); 130 if (is_ram_a == true) 135 dpp2_program_degamma_lut(dpp_base, params->rgb_resulted, params->hw_points_num, !is_ram_a); 136 dpp1_degamma_ram_select(dpp_base, !is_ram_a); 328 bool is_ram_a) 335 CM_BLNDGAM_LUT_WRITE_SEL, is_ram_a == true ? 0:1); 567 bool is_ram_a) [all...] |
amdgpu_dcn20_dpp_cm.c | 94 bool is_ram_a) 102 is_ram_a == true ? 0:1); 125 bool is_ram_a = true; local in function:dpp2_set_degamma_pwl 129 dpp2_degamma_ram_inuse(dpp_base, &is_ram_a); 130 if (is_ram_a == true) 135 dpp2_program_degamma_lut(dpp_base, params->rgb_resulted, params->hw_points_num, !is_ram_a); 136 dpp1_degamma_ram_select(dpp_base, !is_ram_a); 328 bool is_ram_a) 335 CM_BLNDGAM_LUT_WRITE_SEL, is_ram_a == true ? 0:1); 567 bool is_ram_a) [all...] |