| /src/sys/arch/arm/amlogic/ |
| meson_clk.c | 53 const u_int reset_id = be32dec(data); local in function:meson_clk_reset_acquire
55 if (reset_id >= sc->sc_nresets)
58 reset = &sc->sc_resets[reset_id];
|
| meson_clk.c | 53 const u_int reset_id = be32dec(data); local in function:meson_clk_reset_acquire
55 if (reset_id >= sc->sc_nresets)
58 reset = &sc->sc_resets[reset_id];
|
| /src/sys/arch/arm/sunxi/ |
| sunxi_ccu.c | 56 const u_int reset_id = be32dec(data); local in function:sunxi_ccu_reset_acquire
58 if (reset_id >= sc->sc_nresets)
61 reset = &sc->sc_resets[reset_id];
|
| sunxi_ccu.c | 56 const u_int reset_id = be32dec(data); local in function:sunxi_ccu_reset_acquire
58 if (reset_id >= sc->sc_nresets)
61 reset = &sc->sc_resets[reset_id];
|
| /src/sys/arch/arm/rockchip/ |
| rk_cru.c | 64 const uintptr_t reset_id = (uintptr_t)priv; local in function:rk_cru_reset_assert
65 const bus_size_t reg = sc->sc_softrst_base + (reset_id / 16) * 4;
66 const u_int shift = reset_id % 16;
77 const uintptr_t reset_id = (uintptr_t)priv; local in function:rk_cru_reset_deassert
78 const bus_size_t reg = sc->sc_softrst_base + (reset_id / 16) * 4;
79 const u_int shift = reset_id % 16;
|
| rk_cru.c | 64 const uintptr_t reset_id = (uintptr_t)priv; local in function:rk_cru_reset_assert
65 const bus_size_t reg = sc->sc_softrst_base + (reset_id / 16) * 4;
66 const u_int shift = reset_id % 16;
77 const uintptr_t reset_id = (uintptr_t)priv; local in function:rk_cru_reset_deassert
78 const bus_size_t reg = sc->sc_softrst_base + (reset_id / 16) * 4;
79 const u_int shift = reset_id % 16;
|
| /src/sys/arch/arm/nvidia/ |
| tegra124_car.c | 1537 const u_int reset_id = be32dec(data); local in function:tegra124_car_reset_acquire
1539 if (reset_id >= __arraycount(tegra124_car_reset_regs) * 32)
1542 const u_int reg = reset_id / 32;
1547 rst->mask = __BIT(reset_id % 32);
|
| tegra210_car.c | 1627 const u_int reset_id = be32dec(data); local in function:tegra210_car_reset_acquire
1629 if (reset_id >= __arraycount(tegra210_car_reset_regs) * 32)
1632 const u_int reg = reset_id / 32;
1637 rst->mask = __BIT(reset_id % 32);
|
| tegra124_car.c | 1537 const u_int reset_id = be32dec(data); local in function:tegra124_car_reset_acquire
1539 if (reset_id >= __arraycount(tegra124_car_reset_regs) * 32)
1542 const u_int reg = reset_id / 32;
1547 rst->mask = __BIT(reset_id % 32);
|
| tegra210_car.c | 1627 const u_int reset_id = be32dec(data); local in function:tegra210_car_reset_acquire
1629 if (reset_id >= __arraycount(tegra210_car_reset_regs) * 32)
1632 const u_int reg = reset_id / 32;
1637 rst->mask = __BIT(reset_id % 32);
|
| /src/sys/arch/riscv/starfive/ |
| jh7110_clkc.c | 982 const uint32_t reset_id = be32dec(data); local in function:jh7110_clkc_reset_acquire
983 if (reset_id >= sc->sc_nrsts)
987 *reset = reset_id;
1000 jh7110_clkc_reset_set(struct jh71x0_clkc_softc *sc, unsigned reset_id,
1003 const uint32_t off = (reset_id / 32) * sizeof(uint32_t);
1004 const uint32_t bit = reset_id % 32;
1028 __func__, reset_id, status, bit, assert ? "" : "de");
1040 const uint32_t reset_id = *reset; local in function:jh7110_clkc_reset_assert
1042 return jh7110_clkc_reset_set(sc, reset_id, true);
1050 const uint32_t reset_id = *reset local in function:jh7110_clkc_reset_deassert
[all...] |
| jh7110_clkc.c | 982 const uint32_t reset_id = be32dec(data); local in function:jh7110_clkc_reset_acquire
983 if (reset_id >= sc->sc_nrsts)
987 *reset = reset_id;
1000 jh7110_clkc_reset_set(struct jh71x0_clkc_softc *sc, unsigned reset_id,
1003 const uint32_t off = (reset_id / 32) * sizeof(uint32_t);
1004 const uint32_t bit = reset_id % 32;
1028 __func__, reset_id, status, bit, assert ? "" : "de");
1040 const uint32_t reset_id = *reset; local in function:jh7110_clkc_reset_assert
1042 return jh7110_clkc_reset_set(sc, reset_id, true);
1050 const uint32_t reset_id = *reset local in function:jh7110_clkc_reset_deassert
[all...] |
