HomeSort by: relevance | last modified time | path
    Searched defs:riscv_cpu_mbox (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/arch/riscv/riscv/
cpu_subr.c 81 volatile u_long riscv_cpu_mbox[N] __cacheline_aligned = { }; variable in typeref:typename:volatile u_long[N]__cacheline_aligned
114 for (size_t n = 0; n < __arraycount(riscv_cpu_mbox); n++)
115 atomic_or_ulong(&riscv_cpu_mbox[n], riscv_cpu_hatched[n]);
127 while (atomic_load_acquire(&riscv_cpu_mbox[off]) & bit) {
174 atomic_and_ulong(&riscv_cpu_mbox[off], ~bit);
cpu_subr.c 81 volatile u_long riscv_cpu_mbox[N] __cacheline_aligned = { }; variable in typeref:typename:volatile u_long[N]__cacheline_aligned
114 for (size_t n = 0; n < __arraycount(riscv_cpu_mbox); n++)
115 atomic_or_ulong(&riscv_cpu_mbox[n], riscv_cpu_hatched[n]);
127 while (atomic_load_acquire(&riscv_cpu_mbox[off]) & bit) {
174 atomic_and_ulong(&riscv_cpu_mbox[off], ~bit);

Completed in 36 milliseconds