Searched refs:PLL_VPLL (Results 1 - 25 of 37) sorted by relevance

12

/src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/rockchip/
H A Drk3566-powkiddy-rgb10max3.dts21 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
H A Drk3566-powkiddy-rgb30.dts17 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
H A Drk3566-powkiddy-rk2023.dts17 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
H A Drk3568-wolfvision-pf5-display.dtsi42 assigned-clocks = <&cru PLL_VPLL>;
H A Drk3566-anbernic-rg353x.dtsi82 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
H A Drk3566-anbernic-rg-arc.dtsi80 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
H A Drk3566-anbernic-rg503.dts171 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
H A Drk3566-radxa-cm3-io.dts268 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-powkiddy-x55.dts352 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
907 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-radxa-zero-3.dtsi517 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-fastrhino-r66s.dtsi454 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-pinetab2.dtsi265 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
923 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-box-demo.dts469 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-lubancat-1.dts576 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-odroid-m1s.dts650 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-orangepi-3b.dtsi665 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-roc-pc.dts634 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-wolfvision-pf5.dts515 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-evb1-v10.dts676 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-nanopi-r5s.dtsi577 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-anbernic-rgxx3.dtsi706 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-lckfb-tspi.dts712 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
/src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
H A Drockchip,rk3576-cru.h20 #define PLL_VPLL 2 macro
H A Drk3568-cru.h76 #define PLL_VPLL 5 macro
H A Drk3399-cru.h19 #define PLL_VPLL 7 macro

Completed in 18 milliseconds

12