HomeSort by: relevance | last modified time | path
    Searched refs:BLC_PWM_CTL (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_panel.c 565 val = I915_READ(BLC_PWM_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
657 tmp = I915_READ(BLC_PWM_CTL) & ~mask;
658 I915_WRITE(BLC_PWM_CTL, tmp | level);
997 ctl = I915_READ(BLC_PWM_CTL);
1000 I915_WRITE(BLC_PWM_CTL, 0);
1013 I915_WRITE(BLC_PWM_CTL, ctl);
1014 POSTING_READ(BLC_PWM_CTL);
1049 I915_WRITE(BLC_PWM_CTL, ctl);
1686 ctl = I915_READ(BLC_PWM_CTL);
1729 ctl = I915_READ(BLC_PWM_CTL);
    [all...]
  /src/sys/external/bsd/drm/dist/shared-core/
i915_suspend.c 317 dev_priv->saveBLC_PWM_CTL = I915_READ(BLC_PWM_CTL);
482 I915_WRITE(BLC_PWM_CTL, dev_priv->saveBLC_PWM_CTL);
i915_reg.h 755 #define BLC_PWM_CTL 0x61254
  /src/sys/external/bsd/drm2/dist/drm/i915/
i915_reg.h 4997 #define BLC_PWM_CTL _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61254)
5023 * register layout machtes with gen4 BLC_PWM_CTL[12]. */

Completed in 33 milliseconds