HomeSort by: relevance | last modified time | path
    Searched refs:GPCPLL_CFG3 (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/clk/
gk20a.h 47 #define GPCPLL_CFG3 (SYS_GPCPLL_CFG_BASE + 0x18)
nouveau_nvkm_subdev_clk_gm20b.c 762 nvkm_mask(device, GPCPLL_CFG3, GPCPLL_CFG3_VCO_CTRL_MASK,
791 data = nvkm_rd32(device, GPCPLL_CFG3) >>
nouveau_nvkm_subdev_clk_gk20a.c 541 nvkm_mask(device, GPCPLL_CFG3, 0xff << GPCPLL_CFG3_PLL_STEPB_SHIFT,

Completed in 12 milliseconds