HomeSort by: relevance | last modified time | path
    Searched refs:PMU (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/arch/arm/rockchip/
rk3588_cru.c 47 #define PMU 0x00030000
2571 CLKSEL_CON(PMU, 0), __BITS(15,15), __BITS(14,10),
2572 CLKGATE_CON(PMU, 0), __BIT(3),
2576 CLKSEL_CON(PMU, 1), __BITS(5,5), __BITS(4,0),
2577 CLKGATE_CON(PMU, 0), __BIT(4),
2581 CLKSEL_CON(PMU, 0), __BITS(3,0),
2582 CLKGATE_CON(PMU, 0), __BIT(0),
2586 CLKSEL_CON(PMU, 0), __BITS(6,4),
2587 CLKGATE_CON(PMU, 0), __BIT(1),
2591 CLKSEL_CON(PMU, 0), __BITS(9,7)
    [all...]
  /src/sys/arch/arm/marvell/
dovereg.h 210 #define DOVE_PMU_BASE (DOVE_UNITID2PHYS(PMU)) /* 0xd0000 */
211 #define DOVE_MISC_BASE (DOVE_UNITID2PHYS(PMU) + 0x0200)
212 #define DOVE_GPIO_BASE (DOVE_UNITID2PHYS(PMU) + 0x0400)
213 #define DOVE_PMU_BASE2 (DOVE_UNITID2PHYS(PMU) + 0x8000)
214 #define DOVE_RTC_BASE (DOVE_UNITID2PHYS(PMU) + 0x8500)
215 #define DOVE_PMU_SRAM_BASE (DOVE_UNITID2PHYS(PMU) + 0xc000)
236 #define DOVE_PMU_PMUICR 0x50 /* PMU Interrupts Cause reg */
237 #define DOVE_PMU_PMUIMR 0x54 /* PMU Interrupts Mask reg */
268 #define DOVE_PMU_PMUCR 0x00 /* PMU Control Register */
  /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/device/
nouveau_nvkm_engine_device_base.c 1183 .pmu = gt215_pmu_new,
1217 .pmu = gt215_pmu_new,
1250 .pmu = gt215_pmu_new,
1347 .pmu = gt215_pmu_new,
1383 .pmu = gf100_pmu_new,
1420 .pmu = gf100_pmu_new,
1456 .pmu = gf100_pmu_new,
1492 .pmu = gf100_pmu_new,
1529 .pmu = gf100_pmu_new,
1566 .pmu = gf100_pmu_new
    [all...]

Completed in 20 milliseconds