HomeSort by: relevance | last modified time | path
    Searched refs:div (Results 1 - 25 of 271) sorted by relevancy

1 2 3 4 5 6 7 8 91011

  /src/sys/arch/arm/amlogic/
meson_clk_div.c 43 struct meson_clk_div *div = &clk->u.div; local in function:meson_clk_div_get_rate
60 val = CLK_READ(sc, div->reg);
63 if (div->div)
64 ratio = __SHIFTOUT(val, div->div);
68 if (div->flags & MESON_CLK_DIV_POWER_OF_TWO) {
70 } else if (div->flags & MESON_CLK_DIV_CPU_SCALE_TABLE) {
83 struct meson_clk_div *div = &clk->u.div local in function:meson_clk_div_set_rate
143 struct meson_clk_div *div = &clk->u.div; local in function:meson_clk_div_get_parent
    [all...]
meson_clk_mpll.c 71 const uint64_t div = (SDM_DEN * n2) + sdm; local in function:meson_clk_mpll_get_rate
72 if (div == 0)
75 return (u_int)howmany(parent_rate * SDM_DEN, div);
  /src/sys/arch/arm/sunxi/
sunxi_ccu_div.c 43 struct sunxi_ccu_div *div = &clk->u.div; local in function:sunxi_ccu_div_enable
48 if (!div->enable)
51 val = CCU_READ(sc, div->reg);
53 val |= div->enable;
55 val &= ~div->enable;
56 CCU_WRITE(sc, div->reg, val);
65 struct sunxi_ccu_div *div = &clk->u.div; local in function:sunxi_ccu_div_get_rate
81 val = CCU_READ(sc, div->reg)
105 struct sunxi_ccu_div *div = &clk->u.div; local in function:sunxi_ccu_div_select_parent
137 struct sunxi_ccu_div *div = &clk->u.div; local in function:sunxi_ccu_div_set_rate
187 struct sunxi_ccu_div *div = &clk->u.div; local in function:sunxi_ccu_div_set_parent
216 struct sunxi_ccu_div *div = &clk->u.div; local in function:sunxi_ccu_div_get_parent
    [all...]
sunxi_ccu_prediv.c 45 u_int rate, pre, div, sel; local in function:sunxi_ccu_prediv_get_rate
64 if (prediv->div)
65 div = __SHIFTOUT(val, prediv->div);
67 div = 0;
71 div = 1 << div;
73 div++;
84 return rate / pre / div;
86 return rate / div;
    [all...]
sun4i_a10_ccu.c 217 0, /* div */
242 0, /* div */
248 __BITS(1,0), /* div */
254 __BITS(5,4), /* div */
260 __BITS(9,8), /* div */
390 __BITS(3,0), /* div */
397 __BITS(3,0), /* div */
404 __BITS(3,0), /* div */
411 __BITS(3,0), /* div */
419 .u.div.reg = LCD0CH0_CFG_REG
    [all...]
  /src/lib/libc/arch/x86_64/stdlib/
div.S 1 /* $NetBSD: div.S,v 1.2 2014/05/22 15:01:56 uebayasi Exp $ */
10 RCSID("$NetBSD: div.S,v 1.2 2014/05/22 15:01:56 uebayasi Exp $")
13 ENTRY(div) function
20 END(div)
  /src/lib/libc/stdlib/
Lint_div.c 12 div(int num, int denom) function in typeref:typename:div_t
div.c 1 /* $NetBSD: div.c,v 1.8 2012/06/25 22:32:45 abs Exp $ */
38 static char sccsid[] = "@(#)div.c 8.1 (Berkeley) 6/4/93";
40 __RCSID("$NetBSD: div.c,v 1.8 2012/06/25 22:32:45 abs Exp $");
47 div(int num, int denom) function in typeref:typename:div_t
  /src/sys/arch/arm/nxp/
imx_ccm_div.c 45 struct imx_ccm_div *div = &clk->u.div; local in function:imx_ccm_div_get_rate
59 const uint32_t val = CCM_READ(sc, clk->regidx, div->reg);
60 const u_int n = __SHIFTOUT(val, div->mask);
69 struct imx_ccm_div *div = &clk->u.div; local in function:imx_ccm_div_set_rate
82 if ((div->flags & IMX_DIV_SET_RATE_PARENT) != 0)
89 for (n = 0; n < __SHIFTOUT_MASK(div->mask); n++) {
92 if ((div->flags & IMX_DIV_ROUND_DOWN) != 0) {
107 val = CCM_READ(sc, clk->regidx, div->reg)
119 struct imx_ccm_div *div = &clk->u.div; local in function:imx_ccm_div_get_parent
    [all...]
  /src/tests/crypto/libcrypto/bn/
Makefile 5 SUBDIR=bn div exp
  /src/lib/libc/arch/alpha/
Makefile.inc 13 ${TOOL_M4} -DNAME=__divqu -DOP=div -DS=false -DWORDSIZE=64 \
17 ${TOOL_M4} -DNAME=__divq -DOP=div -DS=true -DWORDSIZE=64 \
21 ${TOOL_M4} -DNAME=__divlu -DOP=div -DS=false -DWORDSIZE=32 \
25 ${TOOL_M4} -DNAME=__divl -DOP=div -DS=true -DWORDSIZE=32 \
  /src/lib/libc/arch/i386/stdlib/
div.S 1 /* $NetBSD: div.S,v 1.10 2014/05/23 02:34:19 uebayasi Exp $ */
10 RCSID("$NetBSD: div.S,v 1.10 2014/05/23 02:34:19 uebayasi Exp $")
13 ENTRY(div) function
25 END(div)
  /src/sys/arch/hpcarm/dev/
ipaq_lcdreg.h 69 #define CR3_PCD(div) (((div) - 4)/2) /* PCD ; Pixel clock divisor */
70 #define CR3_ACB(div) (((div) - 2)/2) /* ACB ; */
71 #define CR3_API(div) ((div) << 16) /* API ; AC Bias */
  /src/sys/compat/linux/common/
linux_statfs.h 98 int i, div; local in function:bsd_to_linux_statfs64
113 div = bsp->f_frsize ? (bsp->f_bsize / bsp->f_frsize) : 1;
114 if (div == 0)
115 div = 1;
118 lsp->l_fblocks = bsp->f_blocks / div;
119 lsp->l_fbfree = bsp->f_bfree / div;
120 lsp->l_fbavail = bsp->f_bavail / div;
122 lsp->l_fffree = bsp->f_ffree / div;
  /src/sys/external/bsd/drm2/dist/drm/nouveau/
nouveau_led.c 47 u32 div, duty; local in function:nouveau_led_get_brightness
49 div = nvif_rd32(device, 0x61c880) & 0x00ffffff;
52 if (div > 0)
53 return duty * LED_FULL / div;
67 u32 div, duty; local in function:nouveau_led_set_brightness
69 div = input_clk / freq;
70 duty = value * div / LED_FULL;
77 nvif_wr32(device, 0x61c880, div);
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/broadcom/stingray/
stingray-clock.dtsi 45 clock-div = <2>;
131 clock-div = <1>;
139 clock-div = <2>;
148 clock-div = <4>;
156 clock-div = <1>;
164 clock-div = <2>;
172 clock-div = <1>;
180 clock-div = <1>;
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_afmt.c 59 unsigned long div, mul; local in function:amdgpu_afmt_calc_cts
66 div = gcd(n, cts);
68 n /= div;
69 cts /= div;
  /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/volt/
nouveau_nvkm_subdev_volt_gk104.c 48 u32 div, duty; local in function:gk104_volt_get
50 div = nvkm_rd32(device, 0x20340);
53 return bios->base + bios->pwm_range * duty / div;
61 u32 div, duty; local in function:gk104_volt_set
64 div = 27648000 / bios->pwm_freq;
65 duty = DIV_ROUND_UP((uv - bios->base) * div, bios->pwm_range);
67 nvkm_wr32(device, 0x20340, div);
  /src/lib/libarch/sparc/v8/
sparc_v8.S 2 * GCC generated output for sparc v8 mul/div/rem operations.
63 /*--- .div ---*/
65 .global .div
66 .type .div,@function
67 .div: label
74 .size .div,.LLfe4-.div
  /src/sys/arch/evbarm/stand/bootimx23/
clock_prep.c 110 set_hbus_div(unsigned int div)
119 tmp_r |= __SHIFTIN(div, HW_CLKCTRL_HBUS_DIV);
166 set_emi_div(unsigned int div)
176 tmp_r |= __SHIFTIN(div, HW_CLKCTRL_EMI_DIV_EMI);
185 set_ssp_div(unsigned int div)
198 tmp_r |= __SHIFTIN(div, HW_CLKCTRL_SSP_DIV);
  /src/sys/arch/arm/rockchip/
rk_cru_composite.c 86 u_int div; local in function:rk_cru_composite_get_rate
89 div = 1U << __SHIFTOUT(val, composite->div_mask);
91 div = __SHIFTOUT(val, composite->div_mask) * 2 + 3;
92 return ((uint64_t)prate * 2 + div - 1) / div;
94 div = (composite->div_mask != 0)
97 return prate / div;
183 for (u_int div = 1; div <= __SHIFTOUT_MASK(composite->div_mask) + 1; div++) local in function:rk_cru_composite_set_rate
    [all...]
  /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
am43xx-clocks.dtsi 37 clock-div = <1>;
45 clock-div = <1>;
53 clock-div = <1>;
61 clock-div = <1>;
69 clock-div = <1>;
77 clock-div = <1>;
85 clock-div = <1>;
93 clock-div = <1>;
101 clock-div = <1>;
109 clock-div = <1>
    [all...]
omap36xx-omap3430es2plus-clocks.dtsi 36 clock-div = <2>;
52 clock-div = <1>;
76 clock-div = <2>;
84 clock-div = <2>;
92 clock-div = <4>;
100 clock-div = <8>;
108 clock-div = <10>;
116 clock-div = <4>;
124 clock-div = <8>;
132 clock-div = <16>
    [all...]
bcm-cygnus-clock.dtsi 57 clock-div = <2>;
66 clock-div = <4>;
84 clock-div = <2>;
93 clock-div = <4>;
  /src/sys/arch/arm/nvidia/
tegra_clock.h 46 u_int div; member in struct:tegra_fixed_div_clk
85 struct tegra_div_clk div; member in union:tegra_clk::__anon56bd0515010a

Completed in 20 milliseconds

1 2 3 4 5 6 7 8 91011