HomeSort by: relevance | last modified time | path
    Searched refs:g0 (Results 1 - 25 of 62) sorted by relevancy

1 2 3

  /src/lib/libc/arch/sparc/sys/
__clone.S 51 orcc %i1, %g0, %o1 ! setup stack arg for syscall, test
85 restore %g0, %o0, %o0
87 8: restore %g0, EINVAL, %o0
91 9: restore %g0, %o0, %o0
ptrace.S 54 st %g0, [%o0]
61 st %g0, [%g1]
64 st %g0, [%g1 + %lo(_C_LABEL(errno))]
cerror.S 57 restore %g0, -1, %o1
  /src/lib/libc/arch/sparc/stdlib/
llabs.S 64 subcc %g0, %o1, %o1
65 subx %g0, %o0, %o0
  /src/lib/libc/arch/sparc/gen/
setjmp.S 83 st %g0, [%i0 + _SC_PSR] /* sc.sc_psr = (clean psr) */
88 restore %g0, %g0, %o0
swapcontext.S 44 st %g0, [%o2 + 40 + 11 * 4] ! gr[_REG_O0] = 0
  /src/lib/libc/arch/sparc64/sys/
ptrace.S 53 st %g0, [%o0]
getcontext.S 47 stx %g0, [%o2 + 64 + 11 * 8] /* gr[_REG_O0] = 0 */
  /src/common/lib/libc/arch/sparc/gen/
umul.S 66 andncc %o4, 0xfff, %g0 ! test bits 12..31 of *both* args
68 andcc %g0, %g0, %o4 ! zero the partial product and clear N and V
105 mulscc %o4, %g0, %o4 ! final shift
147 addcc %o4, %g0, %o1 ! put upper half in place and set Z for %o1==0
168 mulscc %o4, %g0, %o4 ! final shift
189 addcc %g0, %g0, %o1 ! %o1 = zero, and set Z
mul.S 59 andncc %o0, 0xfff, %g0 ! test bits 12..31
61 andcc %g0, %g0, %o4 ! zero the partial product and clear N and V
98 mulscc %o4, %g0, %o4 ! final shift
135 mulscc %o4, %g0, %o4 ! final shift
  /src/lib/libarch/sparc/v8/
sparc_v8.S 56 wr %g0, 0, %y
81 wr %g0, %g0, %y
  /src/sys/arch/sparc64/sparc64/
mp_subr.S 245 wr %g0, ASI_DMMU, %asi
246 stxa %l4, [%g0 + TLB_TAG_ACCESS] %asi
247 stxa %l5, [%g0] ASI_DMMU_DATA_IN
248 wr %g0, ASI_IMMU, %asi
249 stxa %l4, [%g0 + TLB_TAG_ACCESS] %asi
250 stxa %l5, [%g0] ASI_IMMU_DATA_IN
287 wr %g0, ASI_DMMU, %asi
288 stxa %l4, [%g0 + TLB_TAG_ACCESS] %asi
289 stxa %l5, [%g0] ASI_DMMU_DATA_IN
299 jmpl %l1, %g0
    [all...]
  /src/common/lib/libc/arch/powerpc/string/
memcpy.S 111 g0: /* Main loop */ label
122 bdnz+ g0 /* Dec ctr and continue loop if */
memmove.S 86 g0: /* Main loop */ label
97 bdnz+ g0 /* Dec cnt, and loop again if */
  /src/lib/libc/compat/arch/sparc/gen/
compat_setjmp.S 84 st %g0, [%o2 + 20] /* sc.sc_psr = (clean psr) */
101 orcc %o2, %o3, %g0
  /src/lib/libc/compat/arch/sparc64/gen/
compat_setjmp.S 90 stx %g0, [%o3 + 0x20] /* sc.sc_psr = (clean psr) */
107 orcc %o2, %o3, %g0
  /src/sys/arch/sparc/stand/ofwboot/
srt0.s 83 save %g1, %g0, %sp
94 save %g1, %g0, %sp
101 wrpr %g0, 0, %pil ! So I lied
102 wrpr %g0, PSTATE_PRIV+PSTATE_IE, %pstate
144 andcc %sp, 1, %g0
160 wrpr %g0, PSTATE_PROM|PSTATE_IE, %pstate
161 wrpr %l0, %g0, %pstate
170 restore %o0, %g0, %o0
188 wrpr %g0, PSTATE_PROM|PSTATE_IE, %pstate ! Enable 64-bit addresses for the prom
198 restore %o0, %g0, %o
    [all...]
  /src/lib/libc/arch/sparc64/gen/
swapcontext.S 45 stx %g0, [%o2 + 64 + 11 * 8] /* gr[_REG_O0] = 0 */
setjmp.S 119 stx %g0, [%i0 + 0x20] /* sc.sc_tstate = (clean ccr) */
130 restore %g0, 0, %o0
  /src/sys/arch/sparc64/include/
locore.h 56 stxa %g0, [ t ] ASI_DCACHE_TAG; \
60 stxa %g0, [ t ] ASI_DCACHE_TAG; \
127 andcc %sp, 1, %g0; /* 64-bit stack? */ \
133 andcc %sp, 1, %g0; /* 64-bit stack? */ \
  /src/common/lib/libc/arch/sparc/atomic/
membar_ops.S 72 ldstub [%sp - 4], %g0
  /src/sys/arch/sparc/sparc/
sunos_sigcode.s 77 restore %g0, SUNOS_SYS_sigreturn, %g1
locore.s 1200 st %g0, [t1 + %lo(_redzone)]; \
1288 lda [tmp] ASI_SRMMU, %g0; \
1298 subxcc %g0, -1, %g0; \
1309 lda [tmp] ASI_SRMMU, %g0; \
1639 save %g0, %g0, %g0 ! in any case, enter window to save
1746 st %g0, [%g6 + PCB_UW] ! cpcb->pcb_uw = 0;
1811 st %g0, [%o0] ! NOTE: this clears latching!!
    [all...]
  /src/sys/external/isc/libsodium/dist/src/libsodium/crypto_onetimeauth/poly1305/donna/
poly1305_donna32.h 143 unsigned long g0, g1, g2, g3, g4; local in function:poly1305_finish
183 g0 = h0 + 5;
184 c = g0 >> 26;
185 g0 &= 0x3ffffff;
199 g0 &= mask;
206 h0 = (h0 & mask) | g0;
poly1305_donna64.h 139 unsigned long long g0, g1, g2; local in function:poly1305_finish
180 g0 = h0 + 5;
181 c = (g0 >> 44);
182 g0 &= 0xfffffffffff;
190 g0 &= c;
194 h0 = (h0 & c) | g0;

Completed in 20 milliseconds

1 2 3