NetBSD Cross-Reference & Source Code Search Engine

Home	Sort by: relevance \| last modified time \| path

Full Search

in project(s):

Definition

Symbol

File Path

History

| | Help

Searched refs:ixCG_SPLL_FUNC_CNTL_2 (Results 1 - 10 of 10) sorted by relevancy

/src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_ci_baco.c	`71 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 }, 75 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 }, 80 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 },`
amdgpu_fiji_baco.c	`69 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 }, 73 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 }, 78 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 },`
amdgpu_tonga_baco.c	`69 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 }, 73 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 }, 78 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL_2 },`
amdgpu_smu7_hwmgr.c	`4290 cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixCG_SPLL_FUNC_CNTL_2);`
/src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
smu_7_0_0_d.h	`48 #define ixCG_SPLL_FUNC_CNTL_2 0xc0500144`
smu_7_0_1_d.h	`48 #define ixCG_SPLL_FUNC_CNTL_2 0xc0500144`
smu_7_1_0_d.h	`48 #define ixCG_SPLL_FUNC_CNTL_2 0xc0500144`
smu_7_1_1_d.h	`48 #define ixCG_SPLL_FUNC_CNTL_2 0xc0500144`
smu_7_1_2_d.h	`48 #define ixCG_SPLL_FUNC_CNTL_2 0xc0500144`
smu_7_1_3_d.h	`51 #define ixCG_SPLL_FUNC_CNTL_2 0xc0500144`

Completed in 32 milliseconds