HomeSort by: relevance | last modified time | path
    Searched refs:mmRLC_MEM_SLP_CNTL (Results 1 - 13 of 13) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_gfx_v10_0.c 4061 def = data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL);
4064 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data);
4085 data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL);
4088 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data);
4295 data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL);
amdgpu_gfx_v9_0.c 4540 def = data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL);
4543 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data);
4569 data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL);
4572 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data);
4825 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_MEM_SLP_CNTL));
amdgpu_gfx_v8_0.c 716 mmRLC_MEM_SLP_CNTL, 0xffffffff, 0x00020201,
5487 data = RREG32(mmRLC_MEM_SLP_CNTL);
5683 data = RREG32(mmRLC_MEM_SLP_CNTL);
5686 WREG32(mmRLC_MEM_SLP_CNTL, data);
amdgpu_gfx_v7_0.c 3678 data = RREG32(mmRLC_MEM_SLP_CNTL);
3681 WREG32(mmRLC_MEM_SLP_CNTL, data);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_6_0_d.h 1158 #define mmRLC_MEM_SLP_CNTL 0x30D8
gfx_7_0_d.h 1249 #define mmRLC_MEM_SLP_CNTL 0x30c6
gfx_7_2_d.h 1262 #define mmRLC_MEM_SLP_CNTL 0x30c6
gfx_8_0_d.h 1351 #define mmRLC_MEM_SLP_CNTL 0xec06
gfx_8_1_d.h 1353 #define mmRLC_MEM_SLP_CNTL 0xec06
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_0_offset.h 5966 #define mmRLC_MEM_SLP_CNTL 0x4c06
gc_9_1_offset.h 6188 #define mmRLC_MEM_SLP_CNTL 0x4c06
gc_9_2_1_offset.h 6152 #define mmRLC_MEM_SLP_CNTL 0x4c06
gc_10_1_0_offset.h 9278 #define mmRLC_MEM_SLP_CNTL 0x4c06
    [all...]

Completed in 140 milliseconds