HomeSort by: relevance | last modified time | path
    Searched refs:mmUVD_JRBC_SCRATCH0_BASE_IDX (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_2_0_0_offset.h 161 #define mmUVD_JRBC_SCRATCH0_BASE_IDX 0
vcn_2_5_offset.h 176 #define mmUVD_JRBC_SCRATCH0_BASE_IDX 0

Completed in 190 milliseconds