| Home | Sort by: relevance | last modified time | path |
| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/ | |
| smu7_hwmgr.h | 165 uint32_t uvd_dpm_enable_mask; member in struct:smu7_dpmlevel_enable_mask |
| vega10_hwmgr.h | 175 uint32_t uvd_dpm_enable_mask; member in struct:vega10_dpmlevel_enable_mask |
| vega12_hwmgr.h | 154 uint32_t uvd_dpm_enable_mask; member in struct:vega12_dpmlevel_enable_mask |
| vega20_hwmgr.h | 207 uint32_t uvd_dpm_enable_mask; member in struct:vega20_dpmlevel_enable_mask |
| /src/sys/external/bsd/drm2/dist/drm/radeon/ | |
| ci_dpm.h | 109 u32 uvd_dpm_enable_mask; member in struct:ci_dpm_level_enable_mask |
| radeon_ci_dpm.c | 3949 pi->dpm_level_enable_mask.uvd_dpm_enable_mask = 0; 3953 pi->dpm_level_enable_mask.uvd_dpm_enable_mask |= 1 << i; 3962 pi->dpm_level_enable_mask.uvd_dpm_enable_mask); |
| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/ | |
| amdgpu_ci_smumgr.c | 2881 data->dpm_level_enable_mask.uvd_dpm_enable_mask = 0; 2885 data->dpm_level_enable_mask.uvd_dpm_enable_mask |= 1 << i; 2890 data->dpm_level_enable_mask.uvd_dpm_enable_mask); |