HomeSort by: relevance | last modified time | path
    Searched refs:PCIO (Results 1 - 11 of 11) sorted by relevancy

  /xsrc/external/mit/xf86-video-nv/dist/src/
riva_hw.c 52 VGA_WR08(chip->PCIO, 0x3D4, 0x11);
53 cr11 = VGA_RD08(chip->PCIO, 0x3D5);
56 VGA_WR08(chip->PCIO, 0x3D5, cr11);
79 VGA_WR08(chip->PCIO, 0x3D4, 0x31);
80 VGA_WR08(chip->PCIO, 0x3D5, chip->CurrentState->cursor1);
761 VGA_WR08(chip->PCIO, 0x03D4, 0x19);
762 VGA_WR08(chip->PCIO, 0x03D5, state->repaint0);
763 VGA_WR08(chip->PCIO, 0x03D4, 0x1A);
764 VGA_WR08(chip->PCIO, 0x03D5, state->repaint1);
765 VGA_WR08(chip->PCIO, 0x03D4, 0x25)
    [all...]
nv_setup.c 44 VGA_WR08(pNv->PCIO, pVga->IOBase + VGA_CRTC_INDEX_OFFSET, index);
45 VGA_WR08(pNv->PCIO, pVga->IOBase + VGA_CRTC_DATA_OFFSET, value);
50 VGA_WR08(pNv->PCIO, pVga->IOBase + VGA_CRTC_INDEX_OFFSET, index);
51 return (VGA_RD08(pNv->PCIO, pVga->IOBase + VGA_CRTC_DATA_OFFSET));
82 tmp = VGA_RD08(pNv->PCIO, pVga->IOBase + VGA_IN_STAT_1_OFFSET);
87 VGA_WR08(pNv->PCIO, VGA_ATTR_INDEX, index);
88 VGA_WR08(pNv->PCIO, VGA_ATTR_DATA_W, value);
95 tmp = VGA_RD08(pNv->PCIO, pVga->IOBase + VGA_IN_STAT_1_OFFSET);
100 VGA_WR08(pNv->PCIO, VGA_ATTR_INDEX, index);
101 return (VGA_RD08(pNv->PCIO, VGA_ATTR_DATA_R))
    [all...]
riva_setup.c 38 VGA_WR08(pRiva->riva.PCIO, pVga->IOBase + VGA_CRTC_INDEX_OFFSET, index);
39 VGA_WR08(pRiva->riva.PCIO, pVga->IOBase + VGA_CRTC_DATA_OFFSET, value);
44 VGA_WR08(pRiva->riva.PCIO, pVga->IOBase + VGA_CRTC_INDEX_OFFSET, index);
45 return (VGA_RD08(pRiva->riva.PCIO, pVga->IOBase + VGA_CRTC_DATA_OFFSET));
76 tmp = VGA_RD08(pRiva->riva.PCIO, pVga->IOBase + VGA_IN_STAT_1_OFFSET);
81 VGA_WR08(pRiva->riva.PCIO, VGA_ATTR_INDEX, index);
82 VGA_WR08(pRiva->riva.PCIO, VGA_ATTR_DATA_W, value);
89 tmp = VGA_RD08(pRiva->riva.PCIO, pVga->IOBase + VGA_IN_STAT_1_OFFSET);
94 VGA_WR08(pRiva->riva.PCIO, VGA_ATTR_INDEX, index);
95 return (VGA_RD08(pRiva->riva.PCIO, VGA_ATTR_DATA_R))
    [all...]
nv_hw.c 40 VGA_WR08(pNv->PCIO, 0x3D4, 0x1F);
41 VGA_WR08(pNv->PCIO, 0x3D5, Lock ? 0x99 : 0x57);
43 VGA_WR08(pNv->PCIO, 0x3D4, 0x11);
44 cr11 = VGA_RD08(pNv->PCIO, 0x3D5);
47 VGA_WR08(pNv->PCIO, 0x3D5, cr11);
59 VGA_WR08(pNv->PCIO, 0x3D4, 0x31);
60 VGA_WR08(pNv->PCIO, 0x3D5, pNv->CurrentState->cursor1);
1453 VGA_WR08(pNv->PCIO, 0x03D4, 0x53);
1454 VGA_WR08(pNv->PCIO, 0x03D5, state->timingH);
1455 VGA_WR08(pNv->PCIO, 0x03D4, 0x54)
    [all...]
riva_dac.c 235 VGA_WR08(pRiva->riva.PCIO, 0x3d4, pRiva->DDCBase);
236 val = VGA_RD08(pRiva->riva.PCIO, 0x3d5);
252 VGA_WR08(pRiva->riva.PCIO, 0x3d4, pRiva->DDCBase + 1);
253 val = VGA_RD08(pRiva->riva.PCIO, 0x3d5) & 0xf0;
264 VGA_WR08(pRiva->riva.PCIO, 0x3d4, pRiva->DDCBase + 1);
265 VGA_WR08(pRiva->riva.PCIO, 0x3d5, val | 0x1);
nv_dac.c 229 VGA_WR08(pNv->PCIO, 0x03D4, 0x1C);
230 nvReg->fifo = VGA_RD08(pNv->PCIO, 0x03D5) & ~(1<<5);
384 VGA_WR08(pNv->PCIO, 0x3d4, pNv->DDCBase);
385 val = VGA_RD08(pNv->PCIO, 0x3d5);
401 VGA_WR08(pNv->PCIO, 0x3d4, pNv->DDCBase + 1);
402 val = VGA_RD08(pNv->PCIO, 0x3d5) & 0xf0;
413 VGA_WR08(pNv->PCIO, 0x3d4, pNv->DDCBase + 1);
414 VGA_WR08(pNv->PCIO, 0x3d5, val | 0x1);
nv_dga.c 249 while(VGA_RD08(pNv->PCIO, 0x3da) & 0x08);
250 while(!(VGA_RD08(pNv->PCIO, 0x3da) & 0x08));
riva_dga.c 241 while(VGA_RD08(pRiva->riva.PCIO, 0x3da) & 0x08);
242 while(!(VGA_RD08(pRiva->riva.PCIO, 0x3da) & 0x08));
nv_driver.c 2240 VGA_WR08(pNv->PCIO, 0x03D4, 0x44);
2241 VGA_WR08(pNv->PCIO, 0x03D5, nvReg->crtcOwner);
2255 VGA_WR08(pNv->PCIO, 0x3d4, 0x46);
2256 tmp = VGA_RD08(pNv->PCIO, 0x3d5);
2258 VGA_WR08(pNv->PCIO, 0x3d5, tmp);
2315 VGA_WR08(pNv->PCIO, 0x03D4, 0x44);
2316 VGA_WR08(pNv->PCIO, 0x03D5, pNv->CRTCnumber * 0x3);
2324 VGA_WR08(pNv->PCIO, 0x03D4, 0x44);
2325 VGA_WR08(pNv->PCIO, 0x03D5, nvReg->crtcOwner);
2761 VGA_WR08(pNv->PCIO, 0x03D4, 0x44)
    [all...]
nv_type.h 125 volatile U008 *PCIO;
riva_hw.h 273 volatile U008 *PCIO;

Completed in 9 milliseconds