HomeSort by: relevance | last modified time | path
    Searched refs:stat_dma (Results 1 - 8 of 8) sorted by relevancy

  /src/sys/dev/pci/
if_iwmvar.h 289 struct iwm_dma_info stat_dma; member in struct:iwm_rx_ring
if_iwnvar.h 104 struct iwn_dma_info stat_dma; member in struct:iwn_rx_ring
if_iwmvar.h 289 struct iwm_dma_info stat_dma; member in struct:iwm_rx_ring
if_iwnvar.h 104 struct iwn_dma_info stat_dma; member in struct:iwn_rx_ring
if_iwm.c 1195 err = iwm_dma_contig_alloc(sc->sc_dmat, &ring->stat_dma,
1202 ring->stat = ring->stat_dma.vaddr;
1249 bus_dmamap_sync(sc->sc_dmat, ring->stat_dma.map, 0,
1250 ring->stat_dma.size, BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE);
1259 iwm_dma_contig_free(&ring->stat_dma);
1864 bus_dmamap_sync(sc->sc_dmat, sc->rxq.stat_dma.map,
1865 0, sc->rxq.stat_dma.size,
1880 IWM_FH_RSCSR_CHNL0_STTS_WPTR_REG, sc->rxq.stat_dma.paddr >> 4);
7256 bus_dmamap_sync(sc->sc_dmat, sc->rxq.stat_dma.map,
7257 0, sc->rxq.stat_dma.size, BUS_DMASYNC_POSTREAD)
    [all...]
if_iwm.c 1195 err = iwm_dma_contig_alloc(sc->sc_dmat, &ring->stat_dma,
1202 ring->stat = ring->stat_dma.vaddr;
1249 bus_dmamap_sync(sc->sc_dmat, ring->stat_dma.map, 0,
1250 ring->stat_dma.size, BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE);
1259 iwm_dma_contig_free(&ring->stat_dma);
1864 bus_dmamap_sync(sc->sc_dmat, sc->rxq.stat_dma.map,
1865 0, sc->rxq.stat_dma.size,
1880 IWM_FH_RSCSR_CHNL0_STTS_WPTR_REG, sc->rxq.stat_dma.paddr >> 4);
7256 bus_dmamap_sync(sc->sc_dmat, sc->rxq.stat_dma.map,
7257 0, sc->rxq.stat_dma.size, BUS_DMASYNC_POSTREAD)
    [all...]
if_iwn.c 1365 error = iwn_dma_contig_alloc(sc->sc_dmat, &ring->stat_dma,
1457 iwn_dma_contig_free(&ring->stat_dma);
2559 bus_dmamap_sync(sc->sc_dmat, sc->rxq.stat_dma.map,
2560 0, sc->rxq.stat_dma.size, BUS_DMASYNC_POSTREAD);
6321 IWN_WRITE(sc, IWN_FH_STATUS_WPTR, sc->rxq.stat_dma.paddr >> 4);
if_iwn.c 1365 error = iwn_dma_contig_alloc(sc->sc_dmat, &ring->stat_dma,
1457 iwn_dma_contig_free(&ring->stat_dma);
2559 bus_dmamap_sync(sc->sc_dmat, sc->rxq.stat_dma.map,
2560 0, sc->rxq.stat_dma.size, BUS_DMASYNC_POSTREAD);
6321 IWN_WRITE(sc, IWN_FH_STATUS_WPTR, sc->rxq.stat_dma.paddr >> 4);

Completed in 41 milliseconds