/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn20/ |
amdgpu_display_rq_dlg_calc_20.c | 877 unsigned int swath_width_pixels_ub_l; local in function:dml20_rq_dlg_get_dlg_params 1136 swath_width_pixels_ub_l = 0; 1144 swath_width_pixels_ub_l = swath_width_ub_l * 2; // *2 for 2 pixel per element 1147 swath_width_pixels_ub_l = swath_width_ub_l * 1; 1221 swath_width_pixels_ub_l, 1232 swath_width_pixels_ub_l,
|
amdgpu_display_rq_dlg_calc_20v2.c | 877 unsigned int swath_width_pixels_ub_l; local in function:dml20v2_rq_dlg_get_dlg_params 1137 swath_width_pixels_ub_l = 0; 1145 swath_width_pixels_ub_l = swath_width_ub_l * 2; // *2 for 2 pixel per element 1148 swath_width_pixels_ub_l = swath_width_ub_l * 1; 1222 swath_width_pixels_ub_l, 1233 swath_width_pixels_ub_l,
|
amdgpu_display_rq_dlg_calc_20.c | 877 unsigned int swath_width_pixels_ub_l; local in function:dml20_rq_dlg_get_dlg_params 1136 swath_width_pixels_ub_l = 0; 1144 swath_width_pixels_ub_l = swath_width_ub_l * 2; // *2 for 2 pixel per element 1147 swath_width_pixels_ub_l = swath_width_ub_l * 1; 1221 swath_width_pixels_ub_l, 1232 swath_width_pixels_ub_l,
|
amdgpu_display_rq_dlg_calc_20v2.c | 877 unsigned int swath_width_pixels_ub_l; local in function:dml20v2_rq_dlg_get_dlg_params 1137 swath_width_pixels_ub_l = 0; 1145 swath_width_pixels_ub_l = swath_width_ub_l * 2; // *2 for 2 pixel per element 1148 swath_width_pixels_ub_l = swath_width_ub_l * 1; 1222 swath_width_pixels_ub_l, 1233 swath_width_pixels_ub_l,
|
amdgpu_display_rq_dlg_calc_20.c | 877 unsigned int swath_width_pixels_ub_l; local in function:dml20_rq_dlg_get_dlg_params 1136 swath_width_pixels_ub_l = 0; 1144 swath_width_pixels_ub_l = swath_width_ub_l * 2; // *2 for 2 pixel per element 1147 swath_width_pixels_ub_l = swath_width_ub_l * 1; 1221 swath_width_pixels_ub_l, 1232 swath_width_pixels_ub_l,
|
amdgpu_display_rq_dlg_calc_20v2.c | 877 unsigned int swath_width_pixels_ub_l; local in function:dml20v2_rq_dlg_get_dlg_params 1137 swath_width_pixels_ub_l = 0; 1145 swath_width_pixels_ub_l = swath_width_ub_l * 2; // *2 for 2 pixel per element 1148 swath_width_pixels_ub_l = swath_width_ub_l * 1; 1222 swath_width_pixels_ub_l, 1233 swath_width_pixels_ub_l,
|
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn21/ |
amdgpu_display_rq_dlg_calc_21.c | 923 unsigned int swath_width_pixels_ub_l; local in function:dml_rq_dlg_get_dlg_params 1188 swath_width_pixels_ub_l = 0; 1196 swath_width_pixels_ub_l = swath_width_ub_l * 2; // *2 for 2 pixel per element 1199 swath_width_pixels_ub_l = swath_width_ub_l * 1; 1275 swath_width_pixels_ub_l, 1287 swath_width_pixels_ub_l,
|
amdgpu_display_rq_dlg_calc_21.c | 923 unsigned int swath_width_pixels_ub_l; local in function:dml_rq_dlg_get_dlg_params 1188 swath_width_pixels_ub_l = 0; 1196 swath_width_pixels_ub_l = swath_width_ub_l * 2; // *2 for 2 pixel per element 1199 swath_width_pixels_ub_l = swath_width_ub_l * 1; 1275 swath_width_pixels_ub_l, 1287 swath_width_pixels_ub_l,
|
amdgpu_display_rq_dlg_calc_21.c | 923 unsigned int swath_width_pixels_ub_l; local in function:dml_rq_dlg_get_dlg_params 1188 swath_width_pixels_ub_l = 0; 1196 swath_width_pixels_ub_l = swath_width_ub_l * 2; // *2 for 2 pixel per element 1199 swath_width_pixels_ub_l = swath_width_ub_l * 1; 1275 swath_width_pixels_ub_l, 1287 swath_width_pixels_ub_l,
|
/src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/ |
amdgpu_dml1_display_rq_dlg_calc.c | 1091 unsigned int swath_width_pixels_ub_l; local in function:dml1_rq_dlg_get_dlg_params 1543 swath_width_pixels_ub_l = 0; 1583 swath_width_pixels_ub_l = swath_width_ub_l * 2; /* *2 for 2 pixel per element */ 1586 swath_width_pixels_ub_l = swath_width_ub_l * 1; 1656 swath_width_pixels_ub_l, 1666 swath_width_pixels_ub_l,
|
amdgpu_dml1_display_rq_dlg_calc.c | 1091 unsigned int swath_width_pixels_ub_l; local in function:dml1_rq_dlg_get_dlg_params 1543 swath_width_pixels_ub_l = 0; 1583 swath_width_pixels_ub_l = swath_width_ub_l * 2; /* *2 for 2 pixel per element */ 1586 swath_width_pixels_ub_l = swath_width_ub_l * 1; 1656 swath_width_pixels_ub_l, 1666 swath_width_pixels_ub_l,
|
amdgpu_dml1_display_rq_dlg_calc.c | 1091 unsigned int swath_width_pixels_ub_l; local in function:dml1_rq_dlg_get_dlg_params 1543 swath_width_pixels_ub_l = 0; 1583 swath_width_pixels_ub_l = swath_width_ub_l * 2; /* *2 for 2 pixel per element */ 1586 swath_width_pixels_ub_l = swath_width_ub_l * 1; 1656 swath_width_pixels_ub_l, 1666 swath_width_pixels_ub_l,
|