HomeSort by: relevance | last modified time | path
    Searched refs:v2i1 (Results 1 - 11 of 11) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86TargetTransformInfo.cpp 1488 { ISD::SIGN_EXTEND, MVT::v2i8, MVT::v2i1, 1 }, member in class:MVT
1489 { ISD::SIGN_EXTEND, MVT::v2i16, MVT::v2i1, 1 }, member in class:MVT
1501 { ISD::ZERO_EXTEND, MVT::v2i8, MVT::v2i1, 2 }, member in class:MVT
1502 { ISD::ZERO_EXTEND, MVT::v2i16, MVT::v2i1, 2 }, member in class:MVT
1515 { ISD::TRUNCATE, MVT::v2i1, MVT::v2i8, 2 }, // widen to zmm member in class:MVT
1516 { ISD::TRUNCATE, MVT::v2i1, MVT::v2i16, 2 }, // widen to zmm member in class:MVT
1550 { ISD::TRUNCATE, MVT::v2i1, MVT::v2i8, 3 }, // sext+vpslld+vptestmd
1554 { ISD::TRUNCATE, MVT::v2i1, MVT::v2i16, 3 }, // sext+vpsllq+vptestmq
1558 { ISD::TRUNCATE, MVT::v2i1, MVT::v2i32, 2 }, // zmm vpslld+vptestmd
1562 { ISD::TRUNCATE, MVT::v2i1, MVT::v2i64, 2 }, // zmm vpsllq+vptestm
1663 { ISD::SIGN_EXTEND, MVT::v2i8, MVT::v2i1, 1 }, member in class:MVT
1664 { ISD::SIGN_EXTEND, MVT::v2i16, MVT::v2i1, 1 }, member in class:MVT
1674 { ISD::ZERO_EXTEND, MVT::v2i8, MVT::v2i1, 2 }, member in class:MVT
1675 { ISD::ZERO_EXTEND, MVT::v2i16, MVT::v2i1, 2 }, member in class:MVT
1685 { ISD::TRUNCATE, MVT::v2i1, MVT::v2i8, 2 }, \/\/ vpsllw+vptestmb member in class:MVT
1686 { ISD::TRUNCATE, MVT::v2i1, MVT::v2i16, 2 }, \/\/ vpsllw+vptestmw member in class:MVT
    [all...]
X86ISelLowering.cpp 1445 addRegisterClass(MVT::v2i1, &X86::VK2RegClass);
1462 setOperationAction(ISD::FP_TO_SINT, MVT::v2i1, Custom);
1463 setOperationAction(ISD::FP_TO_UINT, MVT::v2i1, Custom);
1464 setOperationAction(ISD::STRICT_FP_TO_SINT, MVT::v2i1, Custom);
1465 setOperationAction(ISD::STRICT_FP_TO_UINT, MVT::v2i1, Custom);
1470 setOperationAction(ISD::LOAD, MVT::v2i1, Custom);
1475 setOperationAction(ISD::STORE, MVT::v2i1, Custom);
1480 // Extends of v16i1/v8i1/v4i1/v2i1 to 128-bit vectors.
1487 for (auto VT : { MVT::v1i1, MVT::v2i1, MVT::v4i1, MVT::v8i1, MVT::v16i1 })
1490 for (auto VT : { MVT::v2i1, MVT::v4i1, MVT::v8i1, MVT::v16i1 })
    [all...]
  /src/external/apache2/llvm/dist/llvm/include/llvm/Support/
MachineValueType.h 62 v2i1 = 16, // 2 x i1
507 case v2i1:
770 case v2i1:
845 case v2i1: return TypeSize::Fixed(2);
1135 if (NumElements == 2) return MVT::v2i1;
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonISelLowering.cpp 1470 addRegisterClass(MVT::v2i1, &Hexagon::PredRegsRegClass); // bbbbaaaa
1692 for (MVT NativeVT : {MVT::v8i1, MVT::v4i1, MVT::v2i1, MVT::v4i8,
1730 for (MVT VT : {MVT::v2i1, MVT::v4i1, MVT::v8i1}) {
2535 // Each bool vector (v2i1, v4i1, v8i1) always occupies 8 bits in
2737 if (VecTy == MVT::v8i1 || VecTy == MVT::v4i1 || VecTy == MVT::v2i1) {
2790 assert(VecTy == MVT::v2i1 || VecTy == MVT::v4i1 || VecTy == MVT::v8i1);
2889 // Lower loads of scalar predicate vectors (v2i1, v4i1, v8i1) to loads of i1
2892 bool DoCast = (Ty == MVT::v2i1 || Ty == MVT::v4i1 || Ty == MVT::v8i1);
2922 bool DoCast = (Ty == MVT::v2i1 || Ty == MVT::v4i1 || Ty == MVT::v8i1);
HexagonISelLoweringHVX.cpp 682 assert(PredTy == MVT::v2i1 || PredTy == MVT::v4i1 || PredTy == MVT::v8i1);
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
R600ISelLowering.cpp 65 setLoadExtAction(ISD::EXTLOAD, MVT::v2i32, MVT::v2i1, Expand);
66 setLoadExtAction(ISD::SEXTLOAD, MVT::v2i32, MVT::v2i1, Expand);
67 setLoadExtAction(ISD::ZEXTLOAD, MVT::v2i32, MVT::v2i1, Expand);
94 setTruncStoreAction(MVT::v2i32, MVT::v2i1, Expand);
160 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::v2i1, Expand);
AMDGPUISelLowering.cpp 245 setTruncStoreAction(MVT::v2i64, MVT::v2i1, Expand);
SIISelLowering.cpp 199 setOperationAction(ISD::SETCC, MVT::v2i1, Expand);
212 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::v2i1, Custom);
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
ValueTypes.cpp 204 case MVT::v2i1:
  /src/external/apache2/llvm/dist/llvm/utils/TableGen/
CodeGenTarget.cpp 83 case MVT::v2i1: return "MVT::v2i1";
  /src/external/apache2/llvm/dist/llvm/lib/Target/NVPTX/
NVPTXISelLowering.cpp 123 case MVT::v2i1:
511 // attempt to scalarize it due to v2i1 not being legal.
4713 if (CCType != MVT::v2i1 || A.getValueType() != MVT::v2f16)
4718 // convert back to v2i1. The returned result will be scalarized by

Completed in 52 milliseconds