Home | History | Annotate | Line # | Download | only in include
pmap.h revision 1.90
      1 /* $NetBSD: pmap.h,v 1.90 2021/05/30 01:41:45 thorpej Exp $ */
      2 
      3 /*-
      4  * Copyright (c) 1998, 1999, 2000, 2001, 2007 The NetBSD Foundation, Inc.
      5  * All rights reserved.
      6  *
      7  * This code is derived from software contributed to The NetBSD Foundation
      8  * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
      9  * NASA Ames Research Center and by Chris G. Demetriou.
     10  *
     11  * Redistribution and use in source and binary forms, with or without
     12  * modification, are permitted provided that the following conditions
     13  * are met:
     14  * 1. Redistributions of source code must retain the above copyright
     15  *    notice, this list of conditions and the following disclaimer.
     16  * 2. Redistributions in binary form must reproduce the above copyright
     17  *    notice, this list of conditions and the following disclaimer in the
     18  *    documentation and/or other materials provided with the distribution.
     19  *
     20  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     21  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     22  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     23  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     24  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     25  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     26  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     27  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     28  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     29  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     30  * POSSIBILITY OF SUCH DAMAGE.
     31  */
     32 
     33 /*
     34  * Copyright (c) 1991, 1993
     35  *	The Regents of the University of California.  All rights reserved.
     36  *
     37  * This code is derived from software contributed to Berkeley by
     38  * the Systems Programming Group of the University of Utah Computer
     39  * Science Department.
     40  *
     41  * Redistribution and use in source and binary forms, with or without
     42  * modification, are permitted provided that the following conditions
     43  * are met:
     44  * 1. Redistributions of source code must retain the above copyright
     45  *    notice, this list of conditions and the following disclaimer.
     46  * 2. Redistributions in binary form must reproduce the above copyright
     47  *    notice, this list of conditions and the following disclaimer in the
     48  *    documentation and/or other materials provided with the distribution.
     49  * 3. Neither the name of the University nor the names of its contributors
     50  *    may be used to endorse or promote products derived from this software
     51  *    without specific prior written permission.
     52  *
     53  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
     54  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     55  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     56  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
     57  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     58  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     59  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     60  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     61  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     62  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     63  * SUCH DAMAGE.
     64  *
     65  *	@(#)pmap.h	8.1 (Berkeley) 6/10/93
     66  */
     67 
     68 /*
     69  * Copyright (c) 1987 Carnegie-Mellon University
     70  *
     71  * This code is derived from software contributed to Berkeley by
     72  * the Systems Programming Group of the University of Utah Computer
     73  * Science Department.
     74  *
     75  * Redistribution and use in source and binary forms, with or without
     76  * modification, are permitted provided that the following conditions
     77  * are met:
     78  * 1. Redistributions of source code must retain the above copyright
     79  *    notice, this list of conditions and the following disclaimer.
     80  * 2. Redistributions in binary form must reproduce the above copyright
     81  *    notice, this list of conditions and the following disclaimer in the
     82  *    documentation and/or other materials provided with the distribution.
     83  * 3. All advertising materials mentioning features or use of this software
     84  *    must display the following acknowledgement:
     85  *	This product includes software developed by the University of
     86  *	California, Berkeley and its contributors.
     87  * 4. Neither the name of the University nor the names of its contributors
     88  *    may be used to endorse or promote products derived from this software
     89  *    without specific prior written permission.
     90  *
     91  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
     92  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     93  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     94  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
     95  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     96  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     97  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     98  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     99  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
    100  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
    101  * SUCH DAMAGE.
    102  *
    103  *	@(#)pmap.h	8.1 (Berkeley) 6/10/93
    104  */
    105 
    106 #ifndef	_PMAP_MACHINE_
    107 #define	_PMAP_MACHINE_
    108 
    109 #if defined(_KERNEL_OPT)
    110 #include "opt_multiprocessor.h"
    111 #endif
    112 
    113 #include <sys/mutex.h>
    114 #include <sys/queue.h>
    115 
    116 #include <machine/pte.h>
    117 
    118 /*
    119  * Machine-dependent virtual memory state.
    120  *
    121  * If we ever support processor numbers higher than 63, we'll have to
    122  * rethink the CPU mask.
    123  *
    124  * Note pm_asn and pm_asngen are arrays allocated in pmap_create().
    125  * Their size is based on the PCS count from the HWRPB, and indexed
    126  * by processor ID (from `whami').  This is all padded to COHERENCY_UNIT
    127  * to avoid false sharing.
    128  *
    129  * The kernel pmap is a special case; since the kernel uses only ASM
    130  * mappings and uses a reserved ASN to keep the TLB clean, we don't
    131  * allocate any ASN info for the kernel pmap at all.
    132  * arrays which hold enough for ALPHA_MAXPROCS.
    133  */
    134 
    135 LIST_HEAD(pmap_pagelist, vm_page);
    136 
    137 struct pmap_percpu {
    138 	unsigned int		pmc_asn;	/* address space number */
    139 	unsigned int		pmc_pad0;
    140 	unsigned long		pmc_asngen;	/* ASN generation number */
    141 	unsigned int		pmc_needisync;	/* CPU needes isync */
    142 	unsigned int		pmc_pad1;
    143 	pt_entry_t		*pmc_lev1map;	/* level 1 map */
    144 	unsigned long		pmc_padN[(COHERENCY_UNIT / 8) - 4];
    145 };
    146 
    147 struct pmap {	/* pmaps are aligned to COHERENCY_UNIT boundaries */
    148 		/* pmaps are locked by hashed mutexes */
    149 	unsigned long		pm_cpus;	/* [ 0] CPUs using pmap */
    150 	struct pmap_statistics	pm_stats;	/* [ 8] statistics */
    151 	unsigned int		pm_count;	/* [24] reference count */
    152 	unsigned int		__pm_spare0;	/* [28] spare field */
    153 	struct pmap_pagelist	pm_ptpages;	/* [32] list of PT pages */
    154 	unsigned long		__pm_spare1;	/* [40] spare field */
    155 	TAILQ_ENTRY(pmap)	pm_list;	/* [48] list of all pmaps */
    156 	/* -- COHERENCY_UNIT boundary -- */
    157 	struct pmap_percpu	pm_percpu[];	/* [64] per-CPU data */
    158 			/*	variable length		*/
    159 };
    160 
    161 #define	PMAP_SIZEOF(x)							\
    162 	(ALIGN(offsetof(struct pmap, pm_percpu[(x)])))
    163 
    164 #define	PMAP_ASN_KERNEL		0	/* kernel-reserved ASN */
    165 #define	PMAP_ASN_FIRST_USER	1	/* first user ASN */
    166 #define	PMAP_ASNGEN_INVALID	0	/* reserved (invalid) ASN generation */
    167 #define	PMAP_ASNGEN_INITIAL	1	/* first valid generatation */
    168 
    169 /*
    170  * For each struct vm_page, there is a list of all currently valid virtual
    171  * mappings of that page.  An entry is a pv_entry_t, the list is pv_table.
    172  */
    173 typedef struct pv_entry {
    174 	struct pv_entry	*pv_next;	/* next pv_entry on list */
    175 	struct pmap	*pv_pmap;	/* pmap where mapping lies */
    176 	vaddr_t		pv_va;		/* virtual address for mapping */
    177 	pt_entry_t	*pv_pte;	/* PTE that maps the VA */
    178 } *pv_entry_t;
    179 
    180 /* pvh_attrs */
    181 #define	PGA_MODIFIED		0x01		/* modified */
    182 #define	PGA_REFERENCED		0x02		/* referenced */
    183 
    184 /* pvh_usage */
    185 #define	PGU_NORMAL		0		/* free or normal use */
    186 #define	PGU_PVENT		1		/* PV entries */
    187 #define	PGU_L1PT		2		/* level 1 page table */
    188 #define	PGU_L2PT		3		/* level 2 page table */
    189 #define	PGU_L3PT		4		/* level 3 page table */
    190 
    191 #ifdef _KERNEL
    192 
    193 #include <sys/atomic.h>
    194 
    195 struct cpu_info;
    196 struct trapframe;
    197 
    198 void	pmap_init_cpu(struct cpu_info *);
    199 #if defined(MULTIPROCESSOR)
    200 void	pmap_tlb_shootdown_ipi(struct cpu_info *, struct trapframe *);
    201 #endif /* MULTIPROCESSOR */
    202 
    203 #define	pmap_resident_count(pmap)	((pmap)->pm_stats.resident_count)
    204 #define	pmap_wired_count(pmap)		((pmap)->pm_stats.wired_count)
    205 
    206 #define	pmap_copy(dp, sp, da, l, sa)	/* nothing */
    207 #define	pmap_update(pmap)		/* nothing (yet) */
    208 
    209 static __inline bool
    210 pmap_remove_all(struct pmap *pmap)
    211 {
    212 	/* Nothing. */
    213 	return false;
    214 }
    215 
    216 #define	pmap_is_referenced(pg)						\
    217 	(((pg)->mdpage.pvh_attrs & PGA_REFERENCED) != 0)
    218 #define	pmap_is_modified(pg)						\
    219 	(((pg)->mdpage.pvh_attrs & PGA_MODIFIED) != 0)
    220 
    221 #define	PMAP_STEAL_MEMORY		/* enable pmap_steal_memory() */
    222 #define	PMAP_GROWKERNEL			/* enable pmap_growkernel() */
    223 
    224 #define	PMAP_DIRECT
    225 #define	PMAP_DIRECT_MAP(pa)		ALPHA_PHYS_TO_K0SEG((pa))
    226 #define	PMAP_DIRECT_UNMAP(va)		ALPHA_K0SEG_TO_PHYS((va))
    227 
    228 static __inline int
    229 pmap_direct_process(paddr_t pa, voff_t pgoff, size_t len,
    230     int (*process)(void *, size_t, void *), void *arg)
    231 {
    232 	vaddr_t va = PMAP_DIRECT_MAP(pa);
    233 
    234 	return process((void *)(va + pgoff), len, arg);
    235 }
    236 
    237 /*
    238  * Alternate mapping hooks for pool pages.  Avoids thrashing the TLB.
    239  */
    240 #define	PMAP_MAP_POOLPAGE(pa)		PMAP_DIRECT_MAP(pa)
    241 #define	PMAP_UNMAP_POOLPAGE(va)		PMAP_DIRECT_UNMAP(va)
    242 
    243 /*
    244  * Other hooks for the pool allocator.
    245  */
    246 #define	POOL_VTOPHYS(va)		ALPHA_K0SEG_TO_PHYS((vaddr_t) (va))
    247 
    248 bool	pmap_pageidlezero(paddr_t);
    249 #define	PMAP_PAGEIDLEZERO(pa)	pmap_pageidlezero((pa))
    250 
    251 paddr_t vtophys(vaddr_t);
    252 
    253 /* Machine-specific functions. */
    254 void	pmap_bootstrap(paddr_t, u_int, u_long);
    255 int	pmap_emulate_reference(struct lwp *, vaddr_t, int, int);
    256 
    257 #define	pmap_pte_pa(pte)	(PG_PFNUM(*(pte)) << PGSHIFT)
    258 #define	pmap_pte_prot(pte)	(*(pte) & PG_PROT)
    259 #define	pmap_pte_w(pte)		(*(pte) & PG_WIRED)
    260 #define	pmap_pte_v(pte)		(*(pte) & PG_V)
    261 #define	pmap_pte_pv(pte)	(*(pte) & PG_PVLIST)
    262 #define	pmap_pte_asm(pte)	(*(pte) & PG_ASM)
    263 #define	pmap_pte_exec(pte)	(*(pte) & PG_EXEC)
    264 
    265 #define	pmap_pte_set_w(pte, v)						\
    266 do {									\
    267 	if (v)								\
    268 		*(pte) |= PG_WIRED;					\
    269 	else								\
    270 		*(pte) &= ~PG_WIRED;					\
    271 } while (0)
    272 
    273 #define	pmap_pte_w_chg(pte, nw)	((nw) ^ pmap_pte_w(pte))
    274 
    275 #define	pmap_pte_set_prot(pte, np)					\
    276 do {									\
    277 	*(pte) &= ~PG_PROT;						\
    278 	*(pte) |= (np);							\
    279 } while (0)
    280 
    281 #define	pmap_pte_prot_chg(pte, np) ((np) ^ pmap_pte_prot(pte))
    282 
    283 static __inline pt_entry_t *
    284 pmap_lev1map(pmap_t pmap)
    285 {
    286 	if (__predict_false(pmap == pmap_kernel())) {
    287 		return kernel_lev1map;
    288 	}
    289 	/*
    290 	 * We're just reading a per-CPU field that's the same on
    291 	 * all CPUs, so don't bother disabling preemption around
    292 	 * this.
    293 	 */
    294 	return pmap->pm_percpu[cpu_number()].pmc_lev1map;
    295 }
    296 
    297 static __inline pt_entry_t *
    298 pmap_l1pte(pt_entry_t *lev1map, vaddr_t v)
    299 {
    300 	KASSERT(lev1map != NULL);
    301 	return &lev1map[l1pte_index(v)];
    302 }
    303 
    304 static __inline pt_entry_t *
    305 pmap_l2pte(pt_entry_t *lev1map, vaddr_t v, pt_entry_t *l1pte)
    306 {
    307 	pt_entry_t *lev2map;
    308 
    309 	if (l1pte == NULL) {
    310 		l1pte = pmap_l1pte(lev1map, v);
    311 		if (pmap_pte_v(l1pte) == 0)
    312 			return NULL;
    313 	}
    314 
    315 	lev2map = (pt_entry_t *)ALPHA_PHYS_TO_K0SEG(pmap_pte_pa(l1pte));
    316 	return &lev2map[l2pte_index(v)];
    317 }
    318 
    319 static __inline pt_entry_t *
    320 pmap_l3pte(pt_entry_t *lev1map, vaddr_t v, pt_entry_t *l2pte)
    321 {
    322 	pt_entry_t *l1pte, *lev2map, *lev3map;
    323 
    324 	if (l2pte == NULL) {
    325 		l1pte = pmap_l1pte(lev1map, v);
    326 		if (pmap_pte_v(l1pte) == 0)
    327 			return NULL;
    328 
    329 		lev2map = (pt_entry_t *)ALPHA_PHYS_TO_K0SEG(pmap_pte_pa(l1pte));
    330 		l2pte = &lev2map[l2pte_index(v)];
    331 		if (pmap_pte_v(l2pte) == 0)
    332 			return NULL;
    333 	}
    334 
    335 	lev3map = (pt_entry_t *)ALPHA_PHYS_TO_K0SEG(pmap_pte_pa(l2pte));
    336 	return &lev3map[l3pte_index(v)];
    337 }
    338 
    339 /*
    340  * Macro for processing deferred I-stream synchronization.
    341  *
    342  * The pmap module may defer syncing the user I-stream until the
    343  * return to userspace, since the IMB PALcode op can be quite
    344  * expensive.  Since user instructions won't be executed until
    345  * the return to userspace, this can be deferred until userret().
    346  */
    347 #define	PMAP_USERRET(pmap)						\
    348 do {									\
    349 	const unsigned long cpu_id = cpu_number();			\
    350 									\
    351 	if ((pmap)->pm_percpu[cpu_id].pmc_needisync) {			\
    352 		(pmap)->pm_percpu[cpu_id].pmc_needisync = 0;		\
    353 		alpha_pal_imb();					\
    354 	}								\
    355 } while (0)
    356 
    357 /*
    358  * pmap-specific data store in the vm_page structure.
    359  */
    360 #define	__HAVE_VM_PAGE_MD
    361 struct vm_page_md {
    362 	struct pv_entry *pvh_list;		/* pv_entry list */
    363 	int pvh_attrs;				/* page attributes */
    364 	unsigned pvh_refcnt;
    365 };
    366 
    367 #define	VM_MDPAGE_INIT(pg)						\
    368 do {									\
    369 	(pg)->mdpage.pvh_list = NULL;					\
    370 	(pg)->mdpage.pvh_refcnt = 0;					\
    371 } while (/*CONSTCOND*/0)
    372 
    373 #endif /* _KERNEL */
    374 
    375 #endif /* _PMAP_MACHINE_ */
    376