Home | History | Annotate | Line # | Download | only in pci
apecs_bus_mem.c revision 1.1
      1 /*	$NetBSD: apecs_bus_mem.c,v 1.1 1996/11/25 03:42:11 cgd Exp $	*/
      2 
      3 /*
      4  * Copyright (c) 1996 Carnegie-Mellon University.
      5  * All rights reserved.
      6  *
      7  * Author: Chris G. Demetriou
      8  *
      9  * Permission to use, copy, modify and distribute this software and
     10  * its documentation is hereby granted, provided that both the copyright
     11  * notice and this permission notice appear in all copies of the
     12  * software, derivative works or modified versions, and any portions
     13  * thereof, and that both notices appear in supporting documentation.
     14  *
     15  * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
     16  * CONDITION.  CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
     17  * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
     18  *
     19  * Carnegie Mellon requests users of this software to return to
     20  *
     21  *  Software Distribution Coordinator  or  Software.Distribution (at) CS.CMU.EDU
     22  *  School of Computer Science
     23  *  Carnegie Mellon University
     24  *  Pittsburgh PA 15213-3890
     25  *
     26  * any improvements or extensions that they make and grant Carnegie the
     27  * rights to redistribute these changes.
     28  */
     29 
     30 #include <sys/param.h>
     31 #include <sys/systm.h>
     32 #include <sys/malloc.h>
     33 #include <sys/syslog.h>
     34 #include <sys/device.h>
     35 #include <vm/vm.h>
     36 
     37 #include <machine/bus.h>
     38 
     39 #include <alpha/pci/apecsreg.h>
     40 #include <alpha/pci/apecsvar.h>
     41 
     42 #define	CHIP	apecs
     43 
     44 #define	CHIP_EX_MALLOC_SAFE(v)	(((struct apecs_config *)(v))->ac_mallocsafe)
     45 #define	CHIP_D_MEM_EXTENT(v)	(((struct apecs_config *)(v))->ac_d_mem_ex)
     46 #define	CHIP_S_MEM_EXTENT(v)	(((struct apecs_config *)(v))->ac_s_mem_ex)
     47 
     48 /* Dense region 1 */
     49 #define	CHIP_D_MEM_W1_BUS_START(v)	0x00000000UL
     50 #define	CHIP_D_MEM_W1_BUS_END(v)	0xffffffffUL
     51 #define	CHIP_D_MEM_W1_SYS_START(v)	APECS_PCI_DENSE
     52 #define	CHIP_D_MEM_W1_SYS_END(v)	(APECS_PCI_DENSE + 0xffffffffUL)
     53 
     54 /* Sparse region 1 */
     55 #define	CHIP_S_MEM_W1_BUS_START(v)	0x00000000UL
     56 #define	CHIP_S_MEM_W1_BUS_END(v)	0x00ffffffUL
     57 #define	CHIP_S_MEM_W1_SYS_START(v)	APECS_PCI_SPARSE
     58 #define	CHIP_S_MEM_W1_SYS_END(v)					\
     59     (APECS_PCI_SPARSE + (0x01000000UL << 5) - 1)
     60 
     61 /* Sparse region 2 */
     62 #define	CHIP_S_MEM_W2_BUS_START(v)					\
     63     ((((struct apecs_config *)(v))->ac_haxr1 & EPIC_HAXR1_EADDR) +	\
     64       0x01000000UL)
     65 #define	CHIP_S_MEM_W2_BUS_END(v)					\
     66     ((((struct apecs_config *)(v))->ac_haxr1 & EPIC_HAXR1_EADDR) +	\
     67       0x07ffffffUL)
     68 #define	CHIP_S_MEM_W2_SYS_START(v)					\
     69     (APECS_PCI_SPARSE + (0x01000000UL << 5))
     70 #define	CHIP_S_MEM_W2_SYS_END(v)					\
     71     (APECS_PCI_SPARSE + (0x08000000UL << 5) - 1)
     72 
     73 #include "pcs_bus_mem_common.c"
     74