Home | History | Annotate | Line # | Download | only in pci
apecs_bus_mem.c revision 1.4 
      1 /* $NetBSD: apecs_bus_mem.c,v 1.4 1997/04/07 23:40:28 cgd Exp $ */
      2 
      3 /*
      4  * Copyright (c) 1996 Carnegie-Mellon University.
      5  * All rights reserved.
      6  *
      7  * Author: Chris G. Demetriou
      8  *
      9  * Permission to use, copy, modify and distribute this software and
     10  * its documentation is hereby granted, provided that both the copyright
     11  * notice and this permission notice appear in all copies of the
     12  * software, derivative works or modified versions, and any portions
     13  * thereof, and that both notices appear in supporting documentation.
     14  *
     15  * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
     16  * CONDITION.  CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
     17  * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
     18  *
     19  * Carnegie Mellon requests users of this software to return to
     20  *
     21  *  Software Distribution Coordinator  or  Software.Distribution (at) CS.CMU.EDU
     22  *  School of Computer Science
     23  *  Carnegie Mellon University
     24  *  Pittsburgh PA 15213-3890
     25  *
     26  * any improvements or extensions that they make and grant Carnegie the
     27  * rights to redistribute these changes.
     28  */
     29 
     30 #include <machine/options.h>		/* Config options headers */
     31 #include <sys/cdefs.h>			/* RCS ID & Copyright macro defns */
     32 
     33 __KERNEL_RCSID(1, "$NetBSD: apecs_bus_mem.c,v 1.4 1997/04/07 23:40:28 cgd Exp $");
     34 
     35 #include <sys/param.h>
     36 #include <sys/systm.h>
     37 #include <sys/malloc.h>
     38 #include <sys/syslog.h>
     39 #include <sys/device.h>
     40 #include <vm/vm.h>
     41 
     42 #include <machine/bus.h>
     43 
     44 #include <alpha/pci/apecsreg.h>
     45 #include <alpha/pci/apecsvar.h>
     46 
     47 #define	CHIP	apecs
     48 
     49 #define	CHIP_EX_MALLOC_SAFE(v)	(((struct apecs_config *)(v))->ac_mallocsafe)
     50 #define	CHIP_D_MEM_EXTENT(v)	(((struct apecs_config *)(v))->ac_d_mem_ex)
     51 #define	CHIP_S_MEM_EXTENT(v)	(((struct apecs_config *)(v))->ac_s_mem_ex)
     52 
     53 /* Dense region 1 */
     54 #define	CHIP_D_MEM_W1_BUS_START(v)	0x00000000UL
     55 #define	CHIP_D_MEM_W1_BUS_END(v)	0xffffffffUL
     56 #define	CHIP_D_MEM_W1_SYS_START(v)	APECS_PCI_DENSE
     57 #define	CHIP_D_MEM_W1_SYS_END(v)	(APECS_PCI_DENSE + 0xffffffffUL)
     58 
     59 /* Sparse region 1 */
     60 #define	CHIP_S_MEM_W1_BUS_START(v)	0x00000000UL
     61 #define	CHIP_S_MEM_W1_BUS_END(v)	0x00ffffffUL
     62 #define	CHIP_S_MEM_W1_SYS_START(v)	APECS_PCI_SPARSE
     63 #define	CHIP_S_MEM_W1_SYS_END(v)					\
     64     (APECS_PCI_SPARSE + (0x01000000UL << 5) - 1)
     65 
     66 /* Sparse region 2 */
     67 #define	CHIP_S_MEM_W2_BUS_START(v)					\
     68     ((((struct apecs_config *)(v))->ac_haxr1 & EPIC_HAXR1_EADDR) +	\
     69       0x01000000UL)
     70 #define	CHIP_S_MEM_W2_BUS_END(v)					\
     71     ((((struct apecs_config *)(v))->ac_haxr1 & EPIC_HAXR1_EADDR) +	\
     72       0x07ffffffUL)
     73 #define	CHIP_S_MEM_W2_SYS_START(v)					\
     74     (APECS_PCI_SPARSE + (0x01000000UL << 5))
     75 #define	CHIP_S_MEM_W2_SYS_END(v)					\
     76     (APECS_PCI_SPARSE + (0x08000000UL << 5) - 1)
     77 
     78 #include "pcs_bus_mem_common.c"
     79