Home | History | Annotate | Line # | Download | only in pci
apecsvar.h revision 1.5 
      1  1.5  cgd /*	$NetBSD: apecsvar.h,v 1.5 1996/11/25 03:49:36 cgd Exp $	*/
      2  1.1  cgd 
      3  1.1  cgd /*
      4  1.3  cgd  * Copyright (c) 1995, 1996 Carnegie-Mellon University.
      5  1.1  cgd  * All rights reserved.
      6  1.1  cgd  *
      7  1.1  cgd  * Author: Chris G. Demetriou
      8  1.2  cgd  *
      9  1.1  cgd  * Permission to use, copy, modify and distribute this software and
     10  1.1  cgd  * its documentation is hereby granted, provided that both the copyright
     11  1.1  cgd  * notice and this permission notice appear in all copies of the
     12  1.1  cgd  * software, derivative works or modified versions, and any portions
     13  1.1  cgd  * thereof, and that both notices appear in supporting documentation.
     14  1.2  cgd  *
     15  1.2  cgd  * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
     16  1.2  cgd  * CONDITION.  CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
     17  1.1  cgd  * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
     18  1.2  cgd  *
     19  1.1  cgd  * Carnegie Mellon requests users of this software to return to
     20  1.1  cgd  *
     21  1.1  cgd  *  Software Distribution Coordinator  or  Software.Distribution (at) CS.CMU.EDU
     22  1.1  cgd  *  School of Computer Science
     23  1.1  cgd  *  Carnegie Mellon University
     24  1.1  cgd  *  Pittsburgh PA 15213-3890
     25  1.1  cgd  *
     26  1.1  cgd  * any improvements or extensions that they make and grant Carnegie the
     27  1.1  cgd  * rights to redistribute these changes.
     28  1.1  cgd  */
     29  1.1  cgd 
     30  1.1  cgd #include <dev/isa/isavar.h>
     31  1.1  cgd #include <dev/pci/pcivar.h>
     32  1.1  cgd 
     33  1.1  cgd /*
     34  1.1  cgd  * An APECS chipset's configuration.
     35  1.1  cgd  *
     36  1.1  cgd  * All of the information that the chipset-specific functions need to
     37  1.1  cgd  * do their dirty work (and more!).
     38  1.1  cgd  */
     39  1.1  cgd struct apecs_config {
     40  1.5  cgd 	int	ac_initted;
     41  1.5  cgd 
     42  1.1  cgd 	int	ac_comanche_pass2;
     43  1.1  cgd 	int	ac_epic_pass2;
     44  1.1  cgd 	int	ac_memwidth;
     45  1.1  cgd 
     46  1.4  cgd 	bus_space_tag_t ac_iot, ac_memt;
     47  1.2  cgd 	struct alpha_pci_chipset ac_pc;
     48  1.5  cgd 
     49  1.5  cgd 	u_int32_t ac_haxr1, ac_haxr2;
     50  1.5  cgd 
     51  1.5  cgd 	struct extent *ac_io_ex, *ac_d_mem_ex, *ac_s_mem_ex;
     52  1.5  cgd 	int	ac_mallocsafe;
     53  1.1  cgd };
     54  1.1  cgd 
     55  1.1  cgd struct apecs_softc {
     56  1.1  cgd 	struct	device sc_dev;
     57  1.1  cgd 
     58  1.1  cgd 	struct	apecs_config *sc_acp;
     59  1.1  cgd };
     60  1.1  cgd 
     61  1.5  cgd void	apecs_init __P((struct apecs_config *, int));
     62  1.2  cgd void	apecs_pci_init __P((pci_chipset_tag_t, void *));
     63  1.4  cgd 
     64  1.5  cgd bus_space_tag_t apecs_bus_io_init __P((void *));
     65  1.5  cgd bus_space_tag_t apecs_bus_mem_init __P((void *));
     66