cia_pci.c revision 1.15
1 /* $NetBSD: cia_pci.c,v 1.15 1997/09/15 22:35:54 thorpej Exp $ */ 2 3 /* 4 * Copyright (c) 1995, 1996 Carnegie-Mellon University. 5 * All rights reserved. 6 * 7 * Author: Chris G. Demetriou 8 * 9 * Permission to use, copy, modify and distribute this software and 10 * its documentation is hereby granted, provided that both the copyright 11 * notice and this permission notice appear in all copies of the 12 * software, derivative works or modified versions, and any portions 13 * thereof, and that both notices appear in supporting documentation. 14 * 15 * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS" 16 * CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND 17 * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE. 18 * 19 * Carnegie Mellon requests users of this software to return to 20 * 21 * Software Distribution Coordinator or Software.Distribution (at) CS.CMU.EDU 22 * School of Computer Science 23 * Carnegie Mellon University 24 * Pittsburgh PA 15213-3890 25 * 26 * any improvements or extensions that they make and grant Carnegie the 27 * rights to redistribute these changes. 28 */ 29 30 #include <sys/cdefs.h> /* RCS ID & Copyright macro defns */ 31 32 __KERNEL_RCSID(0, "$NetBSD: cia_pci.c,v 1.15 1997/09/15 22:35:54 thorpej Exp $"); 33 34 #include <sys/param.h> 35 #include <sys/systm.h> 36 #include <sys/kernel.h> 37 #include <sys/device.h> 38 #include <vm/vm.h> 39 40 #include <dev/pci/pcireg.h> 41 #include <dev/pci/pcivar.h> 42 #include <alpha/pci/ciareg.h> 43 #include <alpha/pci/ciavar.h> 44 45 void cia_attach_hook __P((struct device *, struct device *, 46 struct pcibus_attach_args *)); 47 int cia_bus_maxdevs __P((void *, int)); 48 pcitag_t cia_make_tag __P((void *, int, int, int)); 49 void cia_decompose_tag __P((void *, pcitag_t, int *, int *, 50 int *)); 51 pcireg_t cia_conf_read __P((void *, pcitag_t, int)); 52 void cia_conf_write __P((void *, pcitag_t, int, pcireg_t)); 53 54 void 55 cia_pci_init(pc, v) 56 pci_chipset_tag_t pc; 57 void *v; 58 { 59 60 pc->pc_conf_v = v; 61 pc->pc_attach_hook = cia_attach_hook; 62 pc->pc_bus_maxdevs = cia_bus_maxdevs; 63 pc->pc_make_tag = cia_make_tag; 64 pc->pc_decompose_tag = cia_decompose_tag; 65 pc->pc_conf_read = cia_conf_read; 66 pc->pc_conf_write = cia_conf_write; 67 } 68 69 void 70 cia_attach_hook(parent, self, pba) 71 struct device *parent, *self; 72 struct pcibus_attach_args *pba; 73 { 74 } 75 76 int 77 cia_bus_maxdevs(cpv, busno) 78 void *cpv; 79 int busno; 80 { 81 82 return 32; 83 } 84 85 pcitag_t 86 cia_make_tag(cpv, b, d, f) 87 void *cpv; 88 int b, d, f; 89 { 90 91 return (b << 16) | (d << 11) | (f << 8); 92 } 93 94 void 95 cia_decompose_tag(cpv, tag, bp, dp, fp) 96 void *cpv; 97 pcitag_t tag; 98 int *bp, *dp, *fp; 99 { 100 101 if (bp != NULL) 102 *bp = (tag >> 16) & 0xff; 103 if (dp != NULL) 104 *dp = (tag >> 11) & 0x1f; 105 if (fp != NULL) 106 *fp = (tag >> 8) & 0x7; 107 } 108 109 pcireg_t 110 cia_conf_read(cpv, tag, offset) 111 void *cpv; 112 pcitag_t tag; 113 int offset; 114 { 115 struct cia_config *ccp = cpv; 116 pcireg_t *datap, data; 117 int s, secondary, ba; 118 int32_t old_haxr2; /* XXX */ 119 120 #ifdef DIAGNOSTIC 121 s = 0; /* XXX gcc -Wuninitialized */ 122 old_haxr2 = 0; /* XXX gcc -Wuninitialized */ 123 #endif 124 125 /* 126 * Some (apparently-common) revisions of EB164 and AlphaStation 127 * firmware do the Wrong thing with PCI master aborts, which are 128 * caused by accesing the configuration space of devices that 129 * don't exist (for example). 130 * 131 * To work around this, we clear the CIA error register's PCI 132 * master abort bit before touching PCI configuration space and 133 * check it afterwards. If it indicates a master abort, 134 * the device wasn't there so we return 0xffffffff. 135 */ 136 /* clear the PCI master abort bit in CIA error register */ 137 REGVAL(CIA_CSR_CIA_ERR) = CIA_ERR_RCVD_MAS_ABT; 138 alpha_mb(); 139 alpha_pal_draina(); 140 141 /* secondary if bus # != 0 */ 142 alpha_pci_decompose_tag(&ccp->cc_pc, tag, &secondary, 0, 0); 143 if (secondary) { 144 s = splhigh(); 145 old_haxr2 = REGVAL(CIA_CSRS + 0x480); /* XXX */ 146 alpha_mb(); 147 REGVAL(CIA_CSRS + 0x480) = old_haxr2 | 0x1; /* XXX */ 148 alpha_mb(); 149 } 150 151 datap = (pcireg_t *)ALPHA_PHYS_TO_K0SEG(CIA_PCI_CONF | 152 tag << 5UL | /* XXX */ 153 (offset & ~0x03) << 5 | /* XXX */ 154 0 << 5 | /* XXX */ 155 0x3 << 3); /* XXX */ 156 data = (pcireg_t)-1; 157 if (!(ba = badaddr(datap, sizeof *datap))) 158 data = *datap; 159 160 if (secondary) { 161 alpha_mb(); 162 REGVAL(CIA_CSRS + 0x480) = old_haxr2; /* XXX */ 163 alpha_mb(); 164 splx(s); 165 } 166 167 alpha_pal_draina(); 168 /* check CIA error register for PCI master abort */ 169 if (REGVAL(CIA_CSR_CIA_ERR) & CIA_ERR_RCVD_MAS_ABT) { 170 ba = 1; 171 data = 0xffffffff; 172 } 173 174 #if 0 175 printf("cia_conf_read: tag 0x%lx, reg 0x%lx -> %x @ %p%s\n", tag, reg, 176 data, datap, ba ? " (badaddr)" : ""); 177 #endif 178 179 return data; 180 } 181 182 void 183 cia_conf_write(cpv, tag, offset, data) 184 void *cpv; 185 pcitag_t tag; 186 int offset; 187 pcireg_t data; 188 { 189 struct cia_config *ccp = cpv; 190 pcireg_t *datap; 191 int s, secondary; 192 int32_t old_haxr2; /* XXX */ 193 194 #ifdef DIAGNOSTIC 195 s = 0; /* XXX gcc -Wuninitialized */ 196 old_haxr2 = 0; /* XXX gcc -Wuninitialized */ 197 #endif 198 199 /* secondary if bus # != 0 */ 200 alpha_pci_decompose_tag(&ccp->cc_pc, tag, &secondary, 0, 0); 201 if (secondary) { 202 s = splhigh(); 203 old_haxr2 = REGVAL(CIA_CSRS + 0x480); /* XXX */ 204 alpha_mb(); 205 REGVAL(CIA_CSRS + 0x480) = old_haxr2 | 0x1; /* XXX */ 206 alpha_mb(); 207 } 208 209 datap = (pcireg_t *)ALPHA_PHYS_TO_K0SEG(CIA_PCI_CONF | 210 tag << 5UL | /* XXX */ 211 (offset & ~0x03) << 5 | /* XXX */ 212 0 << 5 | /* XXX */ 213 0x3 << 3); /* XXX */ 214 *datap = data; 215 216 if (secondary) { 217 alpha_mb(); 218 REGVAL(CIA_CSRS + 0x480) = old_haxr2; /* XXX */ 219 alpha_mb(); 220 splx(s); 221 } 222 223 #if 0 224 printf("cia_conf_write: tag 0x%lx, reg 0x%lx -> 0x%x @ %p\n", tag, 225 reg, data, datap); 226 #endif 227 } 228
Indexes created Mon Sep 29 21:09:56 GMT 2025