Home | History | Annotate | Line # | Download | only in pci
dwlpxvar.h revision 1.6
      1 /* $NetBSD: dwlpxvar.h,v 1.6 1998/03/23 06:31:54 mjacob Exp $ */
      2 
      3 /*
      4  * Copyright (c) 1997 by Matthew Jacob
      5  * NASA AMES Research Center.
      6  * All rights reserved.
      7  *
      8  * Redistribution and use in source and binary forms, with or without
      9  * modification, are permitted provided that the following conditions
     10  * are met:
     11  * 1. Redistributions of source code must retain the above copyright
     12  *    notice immediately at the beginning of the file, without modification,
     13  *    this list of conditions, and the following disclaimer.
     14  * 2. Redistributions in binary form must reproduce the above copyright
     15  *    notice, this list of conditions and the following disclaimer in the
     16  *    documentation and/or other materials provided with the distribution.
     17  * 3. The name of the author may not be used to endorse or promote products
     18  *    derived from this software without specific prior written permission.
     19  *
     20  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
     21  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     22  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     23  * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
     24  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     25  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     26  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     27  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     28  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     29  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     30  * SUCH DAMAGE.
     31  */
     32 
     33 #include <dev/pci/pcivar.h>
     34 #include <sys/extent.h>
     35 
     36 #include <alpha/pci/pci_sgmap_pte32.h>
     37 
     38 #define	_FSTORE	(EXTENT_FIXED_STORAGE_SIZE(8) / sizeof(long))
     39 
     40 /*
     41  * DWLPX configuration.
     42  */
     43 struct dwlpx_config {
     44 	int				cc_initted;
     45 	struct alpha_bus_space		cc_iot;
     46 	struct alpha_bus_space		cc_memt;
     47 	struct extent *			cc_io_ex;
     48 	struct extent *			cc_d_mem_ex;
     49 	struct extent *			cc_s_mem_ex;
     50 	struct alpha_pci_chipset	cc_pc;
     51 	struct dwlpx_softc *		cc_sc;	/* back pointer */
     52 	long				cc_io_exstorage[_FSTORE];
     53 	long				cc_dmem_exstorage[_FSTORE];
     54 	long				cc_smem_exstorage[_FSTORE];
     55 	unsigned long			cc_sysbase;	/* shorthand */
     56 	struct alpha_bus_dma_tag	cc_dmat_direct;
     57 	struct alpha_bus_dma_tag	cc_dmat_sgmap;
     58 	struct alpha_sgmap		cc_sgmap;
     59 };
     60 
     61 struct dwlpx_softc {
     62 	struct device		dwlpx_dev;
     63 	struct dwlpx_config	dwlpx_cc;	/* config info */
     64 	u_int16_t		dwlpx_dtype;	/* Node Type */
     65 	u_int8_t		dwlpx_node;	/* TurboLaser Node */
     66 	u_int8_t		dwlpx_hosenum;	/* Hose Number */
     67 	u_int8_t		dwlpx_nhpc;	/* # of hpcs */
     68 	u_int8_t		dwlpx_sgmapsz;	/* size of SGMAP */
     69 };
     70 #define	DWLPX_NONE	0
     71 #define	DWLPX_SG32K	1
     72 #define	DWLPX_SG64K	2
     73 #define	DWLPX_SG128K	3
     74 
     75 void	dwlpx_init __P((struct dwlpx_softc *));
     76 void	dwlpx_pci_init __P((pci_chipset_tag_t, void *));
     77 void	dwlpx_dma_init __P((struct dwlpx_config *));
     78 
     79 void	dwlpx_bus_io_init __P((bus_space_tag_t, void *));
     80 void	dwlpx_bus_mem_init __P((bus_space_tag_t, void *));
     81 
     82 /*
     83  * IO Interrupt handler.
     84  */
     85 void 	dwlpx_iointr __P((void *, unsigned long));
     86 
     87 #define	DWLPX_MAXPCI	1
     88 
     89 /*
     90  * Each DWLPX supports up to 15 devices, 12 of which are PCI slots.
     91  *
     92  * Since the STD I/O modules in slots 12-14 are really a PCI-EISA
     93  * bridge, we'll punt on those for the moment.
     94  */
     95 #define	DWLPX_MAXDEV	12
     96 
     97 #define	DWLPX_NIONODE	5
     98 #define	DWLPX_NHOSE	4
     99 
    100 /*
    101  * Interrupt Cookie for DWLPX vectors.
    102  *
    103  * Bits 0..3	PCI Slot (0..11)
    104  * Bits 4..7	I/O Hose (0..3)
    105  * Bits 8..11	I/O Node (0..4)
    106  * Bit	15	Constant 1
    107  */
    108 #define	DWLPX_VEC_MARK	(1<<15)
    109 #define	DWLPX_MVEC(ionode, hose, pcislot)	\
    110 	(DWLPX_VEC_MARK | (ionode << 8) | (hose << 4) | (pcislot))
    111 
    112 #define	DWLPX_MVEC_IONODE(cookie)	\
    113 	((((u_int64_t)(cookie)) >> 8) & 0xf)
    114 #define	DWLPX_MVEC_HOSE(cookie)	\
    115 	((((u_int64_t)(cookie)) >> 4) & 0xf)
    116 #define	DWLPX_MVEC_PCISLOT(cookie)	\
    117 	(((u_int64_t)(cookie)) & 0xf)
    118 
    119 /*
    120  * DWLPX Error Interrupt
    121  */
    122 #define	DWLPX_VEC_EMARK	(1<<14)
    123 #define	DWLPX_ERRVEC(ionode, hose)	\
    124 	(DWLPX_VEC_EMARK | (ionode << 8) | (hose << 4))
    125 
    126 /*
    127  * Default values to put into DWLPX IMASK register(s)
    128  */
    129 #define	DWLPX_IMASK_DFLT	\
    130 	(1 << 24) |	/* IPL 17 for error interrupts */ \
    131 	(1 << 17) |	/* IPL 14 for device interrupts */ \
    132 	(1 << 16)	/* Enable Error Interrupts */
    133