Home | History | Annotate | Line # | Download | only in include
mcontext.h revision 1.17 
      1 /*	$NetBSD: mcontext.h,v 1.17 2014/02/15 22:20:41 dsl Exp $	*/
      2 
      3 /*-
      4  * Copyright (c) 1999 The NetBSD Foundation, Inc.
      5  * All rights reserved.
      6  *
      7  * This code is derived from software contributed to The NetBSD Foundation
      8  * by Klaus Klein.
      9  *
     10  * Redistribution and use in source and binary forms, with or without
     11  * modification, are permitted provided that the following conditions
     12  * are met:
     13  * 1. Redistributions of source code must retain the above copyright
     14  *    notice, this list of conditions and the following disclaimer.
     15  * 2. Redistributions in binary form must reproduce the above copyright
     16  *    notice, this list of conditions and the following disclaimer in the
     17  *    documentation and/or other materials provided with the distribution.
     18  *
     19  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     20  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     21  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     22  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     23  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     24  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     25  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     26  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     27  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     28  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     29  * POSSIBILITY OF SUCH DAMAGE.
     30  */
     31 
     32 #ifndef _AMD64_MCONTEXT_H_
     33 #define _AMD64_MCONTEXT_H_
     34 
     35 #ifdef __x86_64__
     36 
     37 #include <machine/frame_regs.h>
     38 
     39 /*
     40  * General register state
     41  */
     42 #define GREG_OFFSETS(reg, REG, idx) _REG_##REG = idx,
     43 enum { _FRAME_GREG(GREG_OFFSETS) _NGREG = 26 };
     44 #undef GREG_OFFSETS
     45 
     46 typedef	unsigned long	__greg_t;
     47 typedef	__greg_t	__gregset_t[_NGREG];
     48 
     49 /* These names are for compatibility */
     50 #define	_REG_URSP	_REG_RSP
     51 #define	_REG_RFL	_REG_RFLAGS
     52 
     53 /*
     54  * Floating point register state
     55  * The format of __fpregset_t is that of the fxsave instruction
     56  * which requires 16 byte alignment. However the mcontext version
     57  * is never directly accessed.
     58  */
     59 typedef char __fpregset_t[512] __aligned(8);
     60 
     61 typedef struct {
     62 	__gregset_t	__gregs;
     63 	__greg_t	_mc_tlsbase;
     64 	__fpregset_t	__fpregs;
     65 } mcontext_t;
     66 
     67 #define _UC_UCONTEXT_ALIGN	(~0xf)
     68 
     69 #define _UC_MACHINE_SP(uc)	((uc)->uc_mcontext.__gregs[_REG_RSP] - 128)
     70 #define _UC_MACHINE_PC(uc)	((uc)->uc_mcontext.__gregs[_REG_RIP])
     71 #define _UC_MACHINE_INTRV(uc)	((uc)->uc_mcontext.__gregs[_REG_RAX])
     72 
     73 #define	_UC_MACHINE_SET_PC(uc, pc)	_UC_MACHINE_PC(uc) = (pc)
     74 
     75 #define	_UC_TLSBASE	0x00080000
     76 
     77 /*
     78  * mcontext extensions to handle signal delivery.
     79  */
     80 #define _UC_SETSTACK	0x00010000
     81 #define _UC_CLRSTACK	0x00020000
     82 
     83 #define	__UCONTEXT_SIZE	784
     84 
     85 static __inline void *
     86 __lwp_getprivate_fast(void)
     87 {
     88 	void *__tmp;
     89 
     90 	__asm volatile("movq %%fs:0, %0" : "=r" (__tmp));
     91 
     92 	return __tmp;
     93 }
     94 
     95 #ifdef _KERNEL
     96 
     97 /*
     98  * 32bit context definitions.
     99  */
    100 
    101 #define _NGREG32	19
    102 typedef unsigned int	__greg32_t;
    103 typedef __greg32_t	__gregset32_t[_NGREG32];
    104 
    105 #define _REG32_GS	0
    106 #define _REG32_FS	1
    107 #define _REG32_ES	2
    108 #define _REG32_DS	3
    109 #define _REG32_EDI	4
    110 #define _REG32_ESI	5
    111 #define _REG32_EBP	6
    112 #define _REG32_ESP	7
    113 #define _REG32_EBX	8
    114 #define _REG32_EDX	9
    115 #define _REG32_ECX	10
    116 #define _REG32_EAX	11
    117 #define _REG32_TRAPNO	12
    118 #define _REG32_ERR	13
    119 #define _REG32_EIP	14
    120 #define _REG32_CS	15
    121 #define _REG32_EFL	16
    122 #define _REG32_UESP	17
    123 #define _REG32_SS	18
    124 
    125 #define _UC_MACHINE32_SP(uc)	((uc)->uc_mcontext.__gregs[_REG32_UESP])
    126 
    127 /*
    128  * Floating point register state
    129  */
    130 typedef struct {
    131 	union {
    132 		struct {
    133 			int	__fp_state[27];	/* Environment and registers */
    134 		} __fpchip_state;
    135 		struct {
    136 			char	__fp_xmm[512];
    137 		} __fp_xmm_state;
    138 	} __fp_reg_set;
    139 	int	__fp_pad[33];			/* Historic padding */
    140 } __fpregset32_t;
    141 
    142 typedef struct {
    143 	__gregset32_t	__gregs;
    144 	__fpregset32_t	__fpregs;
    145 	uint32_t	_mc_tlsbase;
    146 } mcontext32_t;
    147 
    148 #define _UC_FXSAVE       0x20    /* FP state is in FXSAVE format in XMM space */
    149 
    150 #define	_UC_MACHINE32_PAD	4
    151 #define	__UCONTEXT32_SIZE	776
    152 
    153 #endif /* _KERNEL */
    154 
    155 #else	/*	__x86_64__	*/
    156 
    157 #include <i386/mcontext.h>
    158 
    159 #endif	/*	__x86_64__	*/
    160 
    161 #endif	/* !_AMD64_MCONTEXT_H_ */
    162