Home | History | Annotate | Line # | Download | only in dev
drsc.c revision 1.2
      1  1.2  is /*	$NetBSD: drsc.c,v 1.2 1996/05/19 19:03:01 is Exp $	*/
      2  1.1  is 
      3  1.1  is /*
      4  1.1  is  * Copyright (c) 1996 Ignatios Souvatzis
      5  1.1  is  * Copyright (c) 1994 Michael L. Hitch
      6  1.1  is  * Copyright (c) 1982, 1990 The Regents of the University of California.
      7  1.1  is  * All rights reserved.
      8  1.1  is  *
      9  1.1  is  * Redistribution and use in source and binary forms, with or without
     10  1.1  is  * modification, are permitted provided that the following conditions
     11  1.1  is  * are met:
     12  1.1  is  * 1. Redistributions of source code must retain the above copyright
     13  1.1  is  *    notice, this list of conditions and the following disclaimer.
     14  1.1  is  * 2. Redistributions in binary form must reproduce the above copyright
     15  1.1  is  *    notice, this list of conditions and the following disclaimer in the
     16  1.1  is  *    documentation and/or other materials provided with the distribution.
     17  1.1  is  * 3. All advertising materials mentioning features or use of this software
     18  1.1  is  *    must display the following acknowledgement:
     19  1.1  is  *	This product includes software developed by the University of
     20  1.1  is  *	California, Berkeley and its contributors.
     21  1.1  is  * 4. Neither the name of the University nor the names of its contributors
     22  1.1  is  *    may be used to endorse or promote products derived from this software
     23  1.1  is  *    without specific prior written permission.
     24  1.1  is  *
     25  1.1  is  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
     26  1.1  is  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     27  1.1  is  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     28  1.1  is  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
     29  1.1  is  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     30  1.1  is  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     31  1.1  is  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     32  1.1  is  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     33  1.1  is  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     34  1.1  is  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     35  1.1  is  * SUCH DAMAGE.
     36  1.1  is  *
     37  1.1  is  *	@(#)dma.c
     38  1.1  is  */
     39  1.1  is 
     40  1.1  is #include <sys/param.h>
     41  1.1  is #include <sys/systm.h>
     42  1.1  is #include <sys/kernel.h>
     43  1.1  is #include <sys/device.h>
     44  1.1  is #include <scsi/scsi_all.h>
     45  1.1  is #include <scsi/scsiconf.h>
     46  1.1  is #include <amiga/amiga/custom.h>
     47  1.1  is #include <amiga/amiga/cc.h>
     48  1.1  is #include <amiga/amiga/device.h>
     49  1.1  is #include <amiga/amiga/isr.h>
     50  1.1  is #include <amiga/dev/siopreg.h>
     51  1.1  is #include <amiga/dev/siopvar.h>
     52  1.1  is #include <amiga/amiga/drcustom.h>
     53  1.1  is 
     54  1.1  is int drscprint __P((void *auxp, char *));
     55  1.1  is void drscattach __P((struct device *, struct device *, void *));
     56  1.1  is int drscmatch __P((struct device *, void *, void *));
     57  1.1  is int drsc_dmaintr __P((struct siop_softc *));
     58  1.2  is #ifdef DEBUG
     59  1.2  is void drsc_dump __P((void));
     60  1.2  is #endif
     61  1.1  is 
     62  1.1  is struct scsi_adapter drsc_scsiswitch = {
     63  1.1  is 	siop_scsicmd,
     64  1.1  is 	siop_minphys,
     65  1.1  is 	0,			/* no lun support */
     66  1.1  is 	0,			/* no lun support */
     67  1.1  is };
     68  1.1  is 
     69  1.1  is struct scsi_device drsc_scsidev = {
     70  1.1  is 	NULL,		/* use default error handler */
     71  1.1  is 	NULL,		/* do not have a start functio */
     72  1.1  is 	NULL,		/* have no async handler */
     73  1.1  is 	NULL,		/* Use default done routine */
     74  1.1  is };
     75  1.1  is 
     76  1.1  is 
     77  1.1  is #ifdef DEBUG
     78  1.1  is #endif
     79  1.1  is 
     80  1.1  is struct cfattach drsc_ca = {
     81  1.1  is 	sizeof(struct siop_softc),
     82  1.1  is 	drscmatch,
     83  1.1  is 	drscattach
     84  1.1  is };
     85  1.1  is 
     86  1.1  is struct cfdriver drsc_cd = {
     87  1.1  is 	NULL, "drsc", DV_DULL, NULL, 0
     88  1.1  is };
     89  1.1  is 
     90  1.1  is static struct siop_softc *drsc_softc;
     91  1.1  is 
     92  1.1  is /*
     93  1.1  is  * One of us is on every DraCo motherboard,
     94  1.1  is  */
     95  1.1  is int
     96  1.1  is drscmatch(pdp, match, auxp)
     97  1.1  is 	struct device *pdp;
     98  1.1  is 	void *match, *auxp;
     99  1.1  is {
    100  1.1  is 	struct cfdata *cdp = (struct cfdata *)match;
    101  1.1  is 	if (is_draco() && (cdp->cf_unit == 0))
    102  1.1  is 		return(1);
    103  1.1  is 	return(0);
    104  1.1  is }
    105  1.1  is 
    106  1.1  is void
    107  1.1  is drscattach(pdp, dp, auxp)
    108  1.1  is 	struct device *pdp, *dp;
    109  1.1  is 	void *auxp;
    110  1.1  is {
    111  1.1  is 	struct siop_softc *sc;
    112  1.1  is 	struct zbus_args *zap;
    113  1.1  is 	siop_regmap_p rp;
    114  1.1  is 
    115  1.1  is 	printf("\n");
    116  1.1  is 
    117  1.1  is 	zap = auxp;
    118  1.1  is 
    119  1.1  is 	sc = (struct siop_softc *)dp;
    120  1.1  is 	sc->sc_siopp = rp = (siop_regmap_p)(DRCCADDR+NBPG*DRSCSIPG);
    121  1.1  is 
    122  1.1  is 	/*
    123  1.1  is 	 * CTEST7 = TT1
    124  1.1  is 	 */
    125  1.1  is 	sc->sc_clock_freq = 50;		/* Clock = 50MHz */
    126  1.1  is 	sc->sc_ctest7 = 0x02;
    127  1.1  is 
    128  1.1  is 	alloc_sicallback();
    129  1.1  is 
    130  1.1  is 	sc->sc_link.adapter_softc = sc;
    131  1.1  is 	sc->sc_link.adapter_target = 7;
    132  1.1  is 	sc->sc_link.adapter = &drsc_scsiswitch;
    133  1.1  is 	sc->sc_link.device = &drsc_scsidev;
    134  1.1  is 	sc->sc_link.openings = 2;
    135  1.1  is 
    136  1.1  is 	siopinitialize(sc);
    137  1.1  is 
    138  1.1  is #if 0
    139  1.1  is 	sc->sc_isr.isr_intr = drsc_dmaintr;
    140  1.1  is 	sc->sc_isr.isr_arg = sc;
    141  1.1  is 	sc->sc_isr.isr_ipl = 4;
    142  1.1  is 	add_isr(&sc->sc_isr);
    143  1.1  is #else
    144  1.1  is 	drsc_softc = sc;
    145  1.1  is 	*draco_intpen &= ~DRIRQ_SCSI;
    146  1.1  is 	*draco_intena |= DRIRQ_SCSI;
    147  1.1  is #endif
    148  1.1  is 	/*
    149  1.1  is 	 * attach all scsi units on us
    150  1.1  is 	 */
    151  1.1  is 	config_found(dp, &sc->sc_link, drscprint);
    152  1.1  is }
    153  1.1  is 
    154  1.1  is /*
    155  1.1  is  * print diag if pnp is NULL else just extra
    156  1.1  is  */
    157  1.1  is int
    158  1.1  is drscprint(auxp, pnp)
    159  1.1  is 	void *auxp;
    160  1.1  is 	char *pnp;
    161  1.1  is {
    162  1.1  is 	if (pnp == NULL)
    163  1.1  is 		return(UNCONF);
    164  1.1  is 	return(QUIET);
    165  1.1  is }
    166  1.1  is 
    167  1.1  is 
    168  1.1  is /*
    169  1.1  is  * Level 4 interrupt processing for the MacroSystem DraCo mainboard
    170  1.1  is  * SCSI.  Because the level 4 interrupt is above splbio, the
    171  1.1  is  * interrupt status is saved and an sicallback to the level 2 interrupt
    172  1.1  is  * handler scheduled.  This way, the actual processing of the interrupt
    173  1.1  is  * can be deferred until splbio is unblocked.
    174  1.1  is  */
    175  1.1  is 
    176  1.1  is void
    177  1.1  is drsc_handler()
    178  1.1  is {
    179  1.1  is 	struct siop_softc *sc = drsc_softc;
    180  1.1  is 
    181  1.1  is 	siop_regmap_p rp;
    182  1.1  is 	int istat;
    183  1.1  is 
    184  1.1  is 	if (sc->sc_flags & SIOP_INTSOFF)
    185  1.1  is 		return;		/* interrupts are not active */
    186  1.1  is 
    187  1.1  is 	rp = sc->sc_siopp;
    188  1.1  is 	istat = rp->siop_istat;
    189  1.1  is 
    190  1.1  is 	if ((istat & (SIOP_ISTAT_SIP | SIOP_ISTAT_DIP)) == 0)
    191  1.1  is 		return;
    192  1.1  is 
    193  1.1  is 	/*
    194  1.1  is 	 * save interrupt status, DMA status, and SCSI status 0
    195  1.1  is 	 * (may need to deal with stacked interrupts?)
    196  1.1  is 	 */
    197  1.1  is 	sc->sc_sstat0 = rp->siop_sstat0;
    198  1.1  is 	sc->sc_istat = istat;
    199  1.1  is 	sc->sc_dstat = rp->siop_dstat;
    200  1.1  is 	/*
    201  1.1  is 	 * disable interrupts until the callback can process this
    202  1.1  is 	 * interrupt.
    203  1.1  is 	 */
    204  1.1  is #ifdef DRSC_NOCALLBACK
    205  1.1  is 	(void)spl1();
    206  1.1  is 	siopintr(sc);
    207  1.1  is #else
    208  1.1  is 	rp->siop_sien = 0;
    209  1.1  is 	rp->siop_dien = 0;
    210  1.1  is 	sc->sc_flags |= SIOP_INTDEFER | SIOP_INTSOFF;
    211  1.1  is 	*draco_intpen &= ~DRIRQ_SCSI;
    212  1.1  is #ifdef DEBUG
    213  1.1  is 	if (*draco_intpen & DRIRQ_SCSI)
    214  1.1  is 		printf("%s: intpen still 0x%x\n", sc->sc_dev.dv_xname,
    215  1.1  is 		    *draco_intpen);
    216  1.1  is #endif
    217  1.1  is 	add_sicallback((sifunc_t)siopintr, sc, NULL);
    218  1.1  is #endif
    219  1.1  is 	return;
    220  1.1  is }
    221  1.1  is 
    222  1.1  is #ifdef DEBUG
    223  1.1  is void
    224  1.1  is drsc_dump()
    225  1.1  is {
    226  1.1  is 	int i;
    227  1.1  is 
    228  1.1  is 	for (i = 0; i < drsc_cd.cd_ndevs; ++i)
    229  1.1  is 		if (drsc_cd.cd_devs[i])
    230  1.1  is 			siop_dump(drsc_cd.cd_devs[i]);
    231  1.1  is }
    232  1.1  is #endif
    233