otgsc.c revision 1.23 1 1.23 tron /* $NetBSD: otgsc.c,v 1.23 1999/01/10 13:22:05 tron Exp $ */
2 1.4 cgd
3 1.1 chopps /*
4 1.2 chopps * Copyright (c) 1994 Michael L. Hitch
5 1.1 chopps * Copyright (c) 1982, 1990 The Regents of the University of California.
6 1.1 chopps * All rights reserved.
7 1.1 chopps *
8 1.1 chopps * Redistribution and use in source and binary forms, with or without
9 1.1 chopps * modification, are permitted provided that the following conditions
10 1.1 chopps * are met:
11 1.1 chopps * 1. Redistributions of source code must retain the above copyright
12 1.1 chopps * notice, this list of conditions and the following disclaimer.
13 1.1 chopps * 2. Redistributions in binary form must reproduce the above copyright
14 1.1 chopps * notice, this list of conditions and the following disclaimer in the
15 1.1 chopps * documentation and/or other materials provided with the distribution.
16 1.1 chopps * 3. All advertising materials mentioning features or use of this software
17 1.1 chopps * must display the following acknowledgement:
18 1.1 chopps * This product includes software developed by the University of
19 1.1 chopps * California, Berkeley and its contributors.
20 1.1 chopps * 4. Neither the name of the University nor the names of its contributors
21 1.1 chopps * may be used to endorse or promote products derived from this software
22 1.1 chopps * without specific prior written permission.
23 1.1 chopps *
24 1.1 chopps * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
25 1.1 chopps * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
26 1.1 chopps * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
27 1.1 chopps * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
28 1.1 chopps * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
29 1.1 chopps * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
30 1.1 chopps * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
31 1.1 chopps * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
32 1.1 chopps * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
33 1.1 chopps * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
34 1.1 chopps * SUCH DAMAGE.
35 1.1 chopps *
36 1.1 chopps * @(#)csa12gdma.c
37 1.1 chopps */
38 1.2 chopps #include <sys/param.h>
39 1.2 chopps #include <sys/systm.h>
40 1.2 chopps #include <sys/kernel.h>
41 1.2 chopps #include <sys/device.h>
42 1.18 bouyer #include <dev/scsipi/scsi_all.h>
43 1.18 bouyer #include <dev/scsipi/scsipi_all.h>
44 1.18 bouyer #include <dev/scsipi/scsiconf.h>
45 1.2 chopps #include <amiga/amiga/device.h>
46 1.8 chopps #include <amiga/amiga/isr.h>
47 1.2 chopps #include <amiga/dev/scireg.h>
48 1.2 chopps #include <amiga/dev/scivar.h>
49 1.6 chopps #include <amiga/dev/zbusvar.h>
50 1.1 chopps
51 1.2 chopps void otgscattach __P((struct device *, struct device *, void *));
52 1.17 veego int otgscmatch __P((struct device *, struct cfdata *, void *));
53 1.1 chopps
54 1.2 chopps int otgsc_dma_xfer_in __P((struct sci_softc *dev, int len,
55 1.2 chopps register u_char *buf, int phase));
56 1.2 chopps int otgsc_dma_xfer_out __P((struct sci_softc *dev, int len,
57 1.2 chopps register u_char *buf, int phase));
58 1.11 veego int otgsc_intr __P((void *));
59 1.1 chopps
60 1.18 bouyer struct scsipi_device otgsc_scsidev = {
61 1.2 chopps NULL, /* use default error handler */
62 1.2 chopps NULL, /* do not have a start functio */
63 1.2 chopps NULL, /* have no async handler */
64 1.2 chopps NULL, /* Use default done routine */
65 1.2 chopps };
66 1.1 chopps
67 1.1 chopps
68 1.1 chopps #ifdef DEBUG
69 1.11 veego extern int sci_debug;
70 1.15 christos #define QPRINTF(a) if (sci_debug > 1) printf a
71 1.11 veego #else
72 1.11 veego #define QPRINTF(a)
73 1.1 chopps #endif
74 1.1 chopps
75 1.1 chopps extern int sci_data_wait;
76 1.1 chopps
77 1.10 thorpej struct cfattach otgsc_ca = {
78 1.10 thorpej sizeof(struct sci_softc), otgscmatch, otgscattach
79 1.10 thorpej };
80 1.2 chopps
81 1.2 chopps /*
82 1.2 chopps * if we are my Hacker's SCSI board we are here.
83 1.2 chopps */
84 1.2 chopps int
85 1.17 veego otgscmatch(pdp, cfp, auxp)
86 1.2 chopps struct device *pdp;
87 1.17 veego struct cfdata *cfp;
88 1.17 veego void *auxp;
89 1.2 chopps {
90 1.6 chopps struct zbus_args *zap;
91 1.2 chopps
92 1.2 chopps zap = auxp;
93 1.2 chopps
94 1.2 chopps /*
95 1.2 chopps * Check manufacturer and product id.
96 1.2 chopps */
97 1.3 chopps if (zap->manid == 1058 && zap->prodid == 21)
98 1.2 chopps return(1);
99 1.2 chopps else
100 1.2 chopps return(0);
101 1.2 chopps }
102 1.1 chopps
103 1.1 chopps void
104 1.2 chopps otgscattach(pdp, dp, auxp)
105 1.2 chopps struct device *pdp, *dp;
106 1.2 chopps void *auxp;
107 1.2 chopps {
108 1.2 chopps volatile u_char *rp;
109 1.2 chopps struct sci_softc *sc;
110 1.6 chopps struct zbus_args *zap;
111 1.3 chopps
112 1.15 christos printf("\n");
113 1.2 chopps
114 1.2 chopps zap = auxp;
115 1.2 chopps
116 1.2 chopps sc = (struct sci_softc *)dp;
117 1.23 tron rp = (u_char *)zap->va + 0x2000;
118 1.2 chopps sc->sci_data = rp;
119 1.2 chopps sc->sci_odata = rp;
120 1.2 chopps sc->sci_icmd = rp + 0x10;
121 1.2 chopps sc->sci_mode = rp + 0x20;
122 1.2 chopps sc->sci_tcmd = rp + 0x30;
123 1.2 chopps sc->sci_bus_csr = rp + 0x40;
124 1.2 chopps sc->sci_sel_enb = rp + 0x40;
125 1.2 chopps sc->sci_csr = rp + 0x50;
126 1.2 chopps sc->sci_dma_send = rp + 0x50;
127 1.2 chopps sc->sci_idata = rp + 0x60;
128 1.2 chopps sc->sci_trecv = rp + 0x60;
129 1.2 chopps sc->sci_iack = rp + 0x70;
130 1.2 chopps sc->sci_irecv = rp + 0x70;
131 1.2 chopps
132 1.2 chopps sc->dma_xfer_in = otgsc_dma_xfer_in;
133 1.2 chopps sc->dma_xfer_out = otgsc_dma_xfer_out;
134 1.2 chopps
135 1.8 chopps sc->sc_isr.isr_intr = otgsc_intr;
136 1.8 chopps sc->sc_isr.isr_arg = sc;
137 1.8 chopps sc->sc_isr.isr_ipl = 2;
138 1.8 chopps add_isr(&sc->sc_isr);
139 1.8 chopps
140 1.2 chopps scireset(sc);
141 1.2 chopps
142 1.21 thorpej sc->sc_adapter.scsipi_cmd = sci_scsicmd;
143 1.21 thorpej sc->sc_adapter.scsipi_minphys = sci_minphys;
144 1.21 thorpej
145 1.18 bouyer sc->sc_link.scsipi_scsi.channel = SCSI_CHANNEL_ONLY_ONE;
146 1.2 chopps sc->sc_link.adapter_softc = sc;
147 1.18 bouyer sc->sc_link.scsipi_scsi.adapter_target = 7;
148 1.21 thorpej sc->sc_link.adapter = &sc->sc_adapter;
149 1.2 chopps sc->sc_link.device = &otgsc_scsidev;
150 1.7 chopps sc->sc_link.openings = 1;
151 1.18 bouyer sc->sc_link.scsipi_scsi.max_target = 7;
152 1.22 mjacob sc->sc_link.scsipi_scsi.max_lun = 7;
153 1.18 bouyer sc->sc_link.type = BUS_SCSI;
154 1.2 chopps TAILQ_INIT(&sc->sc_xslist);
155 1.2 chopps
156 1.2 chopps /*
157 1.2 chopps * attach all scsi units on us
158 1.2 chopps */
159 1.13 cgd config_found(dp, &sc->sc_link, scsiprint);
160 1.2 chopps }
161 1.2 chopps
162 1.2 chopps int
163 1.2 chopps otgsc_dma_xfer_in (dev, len, buf, phase)
164 1.1 chopps struct sci_softc *dev;
165 1.1 chopps int len;
166 1.1 chopps register u_char *buf;
167 1.1 chopps int phase;
168 1.1 chopps {
169 1.1 chopps int wait = sci_data_wait;
170 1.9 chopps volatile register u_char *sci_dma = dev->sci_data + 0x100;
171 1.1 chopps volatile register u_char *sci_csr = dev->sci_csr;
172 1.11 veego #ifdef DEBUG
173 1.11 veego u_char *obp = buf;
174 1.11 veego #endif
175 1.1 chopps
176 1.2 chopps QPRINTF(("otgsc_dma_in %d, csr=%02x\n", len, *dev->sci_bus_csr));
177 1.1 chopps
178 1.1 chopps *dev->sci_tcmd = phase;
179 1.1 chopps *dev->sci_mode |= SCI_MODE_DMA;
180 1.1 chopps *dev->sci_icmd = 0;
181 1.1 chopps *dev->sci_irecv = 0;
182 1.1 chopps while (len > 0) {
183 1.1 chopps wait = sci_data_wait;
184 1.1 chopps while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
185 1.1 chopps (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
186 1.1 chopps if (!(*sci_csr & SCI_CSR_PHASE_MATCH)
187 1.1 chopps || !(*dev->sci_bus_csr & SCI_BUS_BSY)
188 1.1 chopps || --wait < 0) {
189 1.1 chopps #ifdef DEBUG
190 1.1 chopps if (sci_debug)
191 1.15 christos printf("otgsc_dma_in fail: l%d i%x w%d\n",
192 1.11 veego len, *dev->sci_bus_csr, wait);
193 1.1 chopps #endif
194 1.1 chopps *dev->sci_mode &= ~SCI_MODE_DMA;
195 1.1 chopps return 0;
196 1.1 chopps }
197 1.1 chopps }
198 1.1 chopps
199 1.1 chopps *buf++ = *sci_dma;
200 1.1 chopps len--;
201 1.1 chopps }
202 1.1 chopps
203 1.2 chopps QPRINTF(("otgsc_dma_in {%d} %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x\n",
204 1.1 chopps len, obp[0], obp[1], obp[2], obp[3], obp[4], obp[5],
205 1.1 chopps obp[6], obp[7], obp[8], obp[9]));
206 1.1 chopps
207 1.1 chopps *dev->sci_mode &= ~SCI_MODE_DMA;
208 1.1 chopps return 0;
209 1.1 chopps }
210 1.1 chopps
211 1.2 chopps int
212 1.2 chopps otgsc_dma_xfer_out (dev, len, buf, phase)
213 1.1 chopps struct sci_softc *dev;
214 1.1 chopps int len;
215 1.1 chopps register u_char *buf;
216 1.1 chopps int phase;
217 1.1 chopps {
218 1.1 chopps int wait = sci_data_wait;
219 1.9 chopps volatile register u_char *sci_dma = dev->sci_data + 0x100;
220 1.1 chopps volatile register u_char *sci_csr = dev->sci_csr;
221 1.1 chopps
222 1.2 chopps QPRINTF(("otgsc_dma_out %d, csr=%02x\n", len, *dev->sci_bus_csr));
223 1.1 chopps
224 1.2 chopps QPRINTF(("otgsc_dma_out {%d} %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x\n",
225 1.1 chopps len, buf[0], buf[1], buf[2], buf[3], buf[4], buf[5],
226 1.1 chopps buf[6], buf[7], buf[8], buf[9]));
227 1.1 chopps
228 1.1 chopps *dev->sci_tcmd = phase;
229 1.1 chopps *dev->sci_mode |= SCI_MODE_DMA;
230 1.1 chopps *dev->sci_icmd = SCI_ICMD_DATA;
231 1.1 chopps *dev->sci_dma_send = 0;
232 1.1 chopps while (len > 0) {
233 1.1 chopps wait = sci_data_wait;
234 1.1 chopps while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) !=
235 1.1 chopps (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) {
236 1.1 chopps if (!(*sci_csr & SCI_CSR_PHASE_MATCH)
237 1.1 chopps || !(*dev->sci_bus_csr & SCI_BUS_BSY)
238 1.1 chopps || --wait < 0) {
239 1.1 chopps #ifdef DEBUG
240 1.1 chopps if (sci_debug)
241 1.15 christos printf("otgsc_dma_out fail: l%d i%x w%d\n",
242 1.11 veego len, *dev->sci_bus_csr, wait);
243 1.1 chopps #endif
244 1.1 chopps *dev->sci_mode &= ~SCI_MODE_DMA;
245 1.1 chopps return 0;
246 1.1 chopps }
247 1.1 chopps }
248 1.1 chopps
249 1.1 chopps *sci_dma = *buf++;
250 1.1 chopps len--;
251 1.1 chopps }
252 1.1 chopps
253 1.1 chopps wait = sci_data_wait;
254 1.1 chopps while ((*sci_csr & (SCI_CSR_DREQ|SCI_CSR_PHASE_MATCH)) ==
255 1.1 chopps SCI_CSR_PHASE_MATCH && --wait);
256 1.1 chopps
257 1.1 chopps
258 1.1 chopps *dev->sci_mode &= ~SCI_MODE_DMA;
259 1.1 chopps return 0;
260 1.1 chopps }
261 1.2 chopps
262 1.2 chopps int
263 1.11 veego otgsc_intr(arg)
264 1.11 veego void *arg;
265 1.2 chopps {
266 1.11 veego struct sci_softc *dev = arg;
267 1.2 chopps u_char stat;
268 1.2 chopps
269 1.8 chopps if ((*dev->sci_csr & SCI_CSR_INT) == 0)
270 1.8 chopps return (1);
271 1.8 chopps stat = *dev->sci_iack;
272 1.8 chopps *dev->sci_mode = 0;
273 1.8 chopps return (1);
274 1.2 chopps }
275