Home | History | Annotate | Line # | Download | only in cortex
armperiph.c revision 1.17.2.1
      1       1.1      matt /*-
      2       1.1      matt  * Copyright (c) 2012 The NetBSD Foundation, Inc.
      3       1.1      matt  * All rights reserved.
      4       1.1      matt  *
      5       1.1      matt  * This code is derived from software contributed to The NetBSD Foundation
      6       1.1      matt  * by Matt Thomas of 3am Software Foundry.
      7       1.1      matt  *
      8       1.1      matt  * Redistribution and use in source and binary forms, with or without
      9       1.1      matt  * modification, are permitted provided that the following conditions
     10       1.1      matt  * are met:
     11       1.1      matt  * 1. Redistributions of source code must retain the above copyright
     12       1.1      matt  *    notice, this list of conditions and the following disclaimer.
     13       1.1      matt  * 2. Redistributions in binary form must reproduce the above copyright
     14       1.1      matt  *    notice, this list of conditions and the following disclaimer in the
     15       1.1      matt  *    documentation and/or other materials provided with the distribution.
     16       1.1      matt  *
     17       1.1      matt  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     18       1.1      matt  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     19       1.1      matt  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     20       1.1      matt  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     21       1.1      matt  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     22       1.1      matt  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     23       1.1      matt  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     24       1.1      matt  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     25       1.1      matt  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     26       1.1      matt  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     27       1.1      matt  * POSSIBILITY OF SUCH DAMAGE.
     28       1.1      matt  */
     29       1.1      matt 
     30       1.1      matt #include "locators.h"
     31      1.14     skrll #include "opt_cputypes.h"
     32       1.1      matt 
     33       1.1      matt #include <sys/cdefs.h>
     34       1.1      matt 
     35  1.17.2.1   thorpej __KERNEL_RCSID(1, "$NetBSD: armperiph.c,v 1.17.2.1 2021/03/21 21:08:54 thorpej Exp $");
     36       1.1      matt 
     37       1.1      matt #include <sys/param.h>
     38       1.1      matt #include <sys/device.h>
     39      1.10      matt #include <sys/lwp.h>
     40       1.1      matt 
     41       1.1      matt #include "ioconf.h"
     42       1.1      matt 
     43       1.1      matt #include <arm/mainbus/mainbus.h>
     44       1.1      matt #include <arm/cortex/mpcore_var.h>
     45       1.9     skrll #include <arm/cortex/gtmr_intr.h>
     46      1.17     skrll #include <arm/cortex/a9tmr_intr.h>
     47       1.1      matt 
     48       1.1      matt static int armperiph_match(device_t, cfdata_t, void *);
     49       1.1      matt static void armperiph_attach(device_t, device_t, void *);
     50       1.1      matt 
     51       1.1      matt static bool attached;
     52       1.1      matt 
     53       1.1      matt struct armperiph_softc {
     54       1.1      matt 	device_t sc_dev;
     55       1.1      matt 	bus_space_tag_t sc_memt;
     56       1.1      matt 	bus_space_handle_t sc_memh;
     57       1.1      matt };
     58       1.1      matt 
     59       1.4      matt struct armperiph_info {
     60       1.4      matt 	const char pi_name[12];
     61       1.4      matt 	bus_size_t pi_off1;
     62       1.4      matt 	bus_size_t pi_off2;
     63       1.4      matt };
     64       1.4      matt 
     65       1.4      matt static const struct armperiph_info a5_devices[] = {
     66      1.13   hkenken 	{ "armscu",   0x0000, 0 },
     67      1.13   hkenken 	{ "armgic",   0x1000, 0x0100 },
     68      1.13   hkenken 	{ "arma9tmr", 0x0200, 0 },
     69      1.13   hkenken 	{ "a9wdt",    0x0600, 0 },
     70      1.13   hkenken 	{ "arml2cc",  0, 0 },	/* external; needs "offset" property */
     71       1.4      matt 	{ "", 0, 0 },
     72       1.1      matt };
     73       1.1      matt 
     74       1.4      matt static const struct armperiph_info a7_devices[] = {
     75       1.4      matt 	{ "armgic",  0x1000, 0x2000 },
     76       1.4      matt 	{ "armgtmr", 0, 0 },
     77       1.4      matt 	{ "", 0, 0 },
     78       1.1      matt };
     79       1.1      matt 
     80       1.4      matt static const struct armperiph_info a9_devices[] = {
     81      1.13   hkenken 	{ "armscu",   0x0000, 0 },
     82      1.13   hkenken 	{ "arml2cc",  0x2000, 0 },
     83      1.13   hkenken 	{ "armgic",   0x1000, 0x0100 },
     84      1.13   hkenken 	{ "arma9tmr", 0x0200, 0 },
     85      1.13   hkenken 	{ "a9wdt",    0x0600, 0 },
     86       1.4      matt 	{ "", 0, 0 },
     87       1.1      matt };
     88       1.1      matt 
     89       1.4      matt static const struct armperiph_info a15_devices[] = {
     90       1.4      matt 	{ "armgic",  0x1000, 0x2000 },
     91       1.4      matt 	{ "armgtmr", 0, 0 },
     92       1.4      matt 	{ "", 0, 0 },
     93       1.3      matt };
     94       1.3      matt 
     95      1.10      matt static const struct armperiph_info a17_devices[] = {
     96      1.10      matt 	{ "armgic",  0x1000, 0x2000 },
     97      1.10      matt 	{ "armgtmr", 0, 0 },
     98      1.10      matt 	{ "", 0, 0 },
     99      1.10      matt };
    100      1.10      matt 
    101      1.11  jmcneill static const struct armperiph_info a57_devices[] = {
    102      1.11  jmcneill 	{ "armgic",  0x1000, 0x2000 },
    103      1.11  jmcneill 	{ "armgtmr", 0, 0 },
    104      1.11  jmcneill 	{ "", 0, 0 },
    105      1.11  jmcneill };
    106      1.11  jmcneill 
    107       1.3      matt 
    108       1.1      matt static const struct mpcore_config {
    109       1.4      matt 	const struct armperiph_info *cfg_devices;
    110       1.1      matt 	uint32_t cfg_cpuid;
    111       1.1      matt 	uint32_t cfg_cbar_size;
    112       1.1      matt } configs[] = {
    113       1.4      matt 	{ a5_devices, 0x410fc050, 2*4096 },
    114       1.4      matt 	{ a7_devices, 0x410fc070, 8*4096 },
    115       1.2      matt 	{ a9_devices, 0x410fc090, 3*4096 },
    116       1.3      matt 	{ a15_devices, 0x410fc0f0, 8*4096 },
    117      1.10      matt 	{ a17_devices, 0x410fc0e0, 8*4096 },
    118      1.11  jmcneill 	{ a57_devices, 0x410fd070, 8*4096 },
    119       1.1      matt };
    120       1.1      matt 
    121       1.1      matt static const struct mpcore_config *
    122       1.1      matt armperiph_find_config(void)
    123       1.1      matt {
    124       1.1      matt 	const uint32_t arm_cpuid = curcpu()->ci_arm_cpuid & 0xff0ff0f0;
    125       1.1      matt 	for (size_t i = 0; i < __arraycount(configs); i++) {
    126       1.1      matt 		if (arm_cpuid == configs[i].cfg_cpuid) {
    127       1.1      matt 			return configs + i;
    128       1.1      matt 		}
    129       1.1      matt 	}
    130       1.1      matt 
    131       1.1      matt 	return NULL;
    132       1.1      matt }
    133       1.1      matt 
    134       1.1      matt CFATTACH_DECL_NEW(armperiph, sizeof(struct armperiph_softc),
    135       1.1      matt     armperiph_match, armperiph_attach, NULL, NULL);
    136       1.1      matt 
    137       1.1      matt static int
    138       1.1      matt armperiph_match(device_t parent, cfdata_t cf, void *aux)
    139       1.1      matt {
    140       1.1      matt 	struct mainbus_attach_args * const mb = aux;
    141       1.1      matt 	const int base = cf->cf_loc[MAINBUSCF_BASE];
    142       1.1      matt 	const int size = cf->cf_loc[MAINBUSCF_SIZE];
    143       1.1      matt 	const int dack = cf->cf_loc[MAINBUSCF_DACK];
    144       1.1      matt 	const int irq = cf->cf_loc[MAINBUSCF_IRQ];
    145       1.1      matt 	const int intrbase = cf->cf_loc[MAINBUSCF_INTRBASE];
    146       1.1      matt 
    147       1.1      matt 	if (attached)
    148       1.1      matt 		return 0;
    149       1.1      matt 
    150       1.1      matt 	if (base != MAINBUSCF_BASE_DEFAULT || base != mb->mb_iobase
    151       1.1      matt 	    || size != MAINBUSCF_SIZE_DEFAULT || size != mb->mb_iosize
    152       1.1      matt 	    || dack != MAINBUSCF_DACK_DEFAULT || dack != mb->mb_drq
    153       1.1      matt 	    || irq != MAINBUSCF_IRQ_DEFAULT || irq != mb->mb_irq
    154       1.1      matt 	    || intrbase != MAINBUSCF_INTRBASE_DEFAULT
    155       1.1      matt 	    || intrbase != mb->mb_intrbase)
    156       1.1      matt 		return 0;
    157       1.1      matt 
    158       1.1      matt 	if (!CPU_ID_CORTEX_P(curcpu()->ci_arm_cpuid))
    159       1.1      matt 		return 0;
    160       1.1      matt 
    161       1.1      matt 	if (armreg_cbar_read() == 0)
    162       1.1      matt 		return 0;
    163       1.1      matt 
    164       1.1      matt 	if (armperiph_find_config() == NULL)
    165       1.1      matt 		return 0;
    166       1.1      matt 
    167       1.1      matt 	return 1;
    168       1.1      matt }
    169       1.1      matt 
    170       1.1      matt static void
    171       1.1      matt armperiph_attach(device_t parent, device_t self, void *aux)
    172       1.1      matt {
    173       1.1      matt 	struct armperiph_softc * const sc = device_private(self);
    174       1.1      matt 	struct mainbus_attach_args * const mb = aux;
    175       1.1      matt 	bus_addr_t cbar = armreg_cbar_read();
    176       1.1      matt 	const struct mpcore_config * const cfg = armperiph_find_config();
    177       1.5  jmcneill 	prop_dictionary_t prop = device_properties(self);
    178       1.5  jmcneill 	uint32_t cbar_override;
    179       1.5  jmcneill 
    180       1.5  jmcneill 	if (prop_dictionary_get_uint32(prop, "cbar", &cbar_override))
    181       1.5  jmcneill 		cbar = (bus_addr_t)cbar_override;
    182       1.1      matt 
    183       1.1      matt 	/*
    184       1.1      matt 	 * The normal mainbus bus space will not work for us so the port's
    185       1.1      matt 	 * device_register must have replaced it with one that will work.
    186       1.1      matt 	 */
    187       1.1      matt 	sc->sc_dev = self;
    188       1.1      matt 	sc->sc_memt = mb->mb_iot;
    189       1.1      matt 
    190       1.1      matt 	int error = bus_space_map(sc->sc_memt, cbar, cfg->cfg_cbar_size, 0,
    191       1.1      matt 	    &sc->sc_memh);
    192       1.1      matt 	if (error) {
    193       1.1      matt 		aprint_normal(": error mapping registers at %#lx: %d\n",
    194       1.1      matt 		    cbar, error);
    195       1.1      matt 		return;
    196       1.1      matt 	}
    197       1.1      matt 	aprint_normal("\n");
    198       1.1      matt 
    199       1.1      matt 	/*
    200       1.1      matt 	 * Let's try to attach any children we may have.
    201       1.1      matt 	 */
    202       1.4      matt 	for (size_t i = 0; cfg->cfg_devices[i].pi_name[0] != 0; i++) {
    203       1.1      matt 		struct mpcore_attach_args mpcaa = {
    204       1.4      matt 			.mpcaa_name = cfg->cfg_devices[i].pi_name,
    205       1.1      matt 			.mpcaa_memt = sc->sc_memt,
    206       1.1      matt 			.mpcaa_memh = sc->sc_memh,
    207       1.4      matt 			.mpcaa_off1 = cfg->cfg_devices[i].pi_off1,
    208       1.4      matt 			.mpcaa_off2 = cfg->cfg_devices[i].pi_off2,
    209       1.1      matt 		};
    210      1.16  jmcneill 		if (strcmp(mpcaa.mpcaa_name, "arma9tmr") == 0) {
    211      1.13   hkenken 			mpcaa.mpcaa_irq = IRQ_A9TMR_PPI_GTIMER;
    212      1.16  jmcneill 		}
    213       1.8     skrll 		if (strcmp(mpcaa.mpcaa_name, "armgtmr") == 0) {
    214       1.8     skrll 			mpcaa.mpcaa_irq = IRQ_GTMR_PPI_VTIMER;
    215       1.8     skrll 		}
    216       1.1      matt 
    217  1.17.2.1   thorpej 		config_found(self, &mpcaa, NULL, CFARG_EOL);
    218       1.1      matt 	}
    219      1.12     skrll 	attached = true;
    220       1.1      matt }
    221