Home | History | Annotate | Line # | Download | only in cortex
      1  1.5  jmcneill /* $NetBSD: gic_splfuncs.c,v 1.5 2021/10/30 18:44:24 jmcneill Exp $ */
      2  1.1  jmcneill 
      3  1.1  jmcneill /*-
      4  1.1  jmcneill  * Copyright (c) 2021 Jared McNeill <jmcneill (at) invisible.ca>
      5  1.1  jmcneill  * All rights reserved.
      6  1.1  jmcneill  *
      7  1.1  jmcneill  * Redistribution and use in source and binary forms, with or without
      8  1.1  jmcneill  * modification, are permitted provided that the following conditions
      9  1.1  jmcneill  * are met:
     10  1.1  jmcneill  * 1. Redistributions of source code must retain the above copyright
     11  1.1  jmcneill  *    notice, this list of conditions and the following disclaimer.
     12  1.1  jmcneill  * 2. Redistributions in binary form must reproduce the above copyright
     13  1.1  jmcneill  *    notice, this list of conditions and the following disclaimer in the
     14  1.1  jmcneill  *    documentation and/or other materials provided with the distribution.
     15  1.1  jmcneill  *
     16  1.1  jmcneill  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     17  1.1  jmcneill  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     18  1.1  jmcneill  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     19  1.1  jmcneill  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     20  1.1  jmcneill  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
     21  1.1  jmcneill  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
     22  1.1  jmcneill  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
     23  1.1  jmcneill  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
     24  1.1  jmcneill  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     25  1.1  jmcneill  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     26  1.1  jmcneill  * SUCH DAMAGE.
     27  1.1  jmcneill  */
     28  1.1  jmcneill 
     29  1.1  jmcneill #include <sys/cdefs.h>
     30  1.5  jmcneill __KERNEL_RCSID(0, "$NetBSD: gic_splfuncs.c,v 1.5 2021/10/30 18:44:24 jmcneill Exp $");
     31  1.1  jmcneill 
     32  1.1  jmcneill #include <sys/param.h>
     33  1.1  jmcneill #include <sys/atomic.h>
     34  1.1  jmcneill #include <sys/kernel.h>
     35  1.1  jmcneill #include <sys/lwp.h>
     36  1.1  jmcneill 
     37  1.1  jmcneill #include <arm/pic/picvar.h>
     38  1.1  jmcneill #include <arm/cpu.h>
     39  1.1  jmcneill #include <arm/cpufunc.h>
     40  1.1  jmcneill #include <arm/locore.h>
     41  1.1  jmcneill 
     42  1.1  jmcneill #include <arm/cortex/gic_splfuncs.h>
     43  1.1  jmcneill 
     44  1.5  jmcneill /* Prototypes for functions in gic_splfuncs_<arch>.S */
     45  1.5  jmcneill int	gic_splraise(int);
     46  1.5  jmcneill void	gic_splx(int);
     47  1.5  jmcneill 
     48  1.5  jmcneill /* Local functions */
     49  1.5  jmcneill void	Xgic_splx(int);
     50  1.1  jmcneill 
     51  1.1  jmcneill static int
     52  1.1  jmcneill gic_spllower(int newipl)
     53  1.1  jmcneill {
     54  1.1  jmcneill 	struct cpu_info * const ci = curcpu();
     55  1.1  jmcneill 	const int oldipl = ci->ci_cpl;
     56  1.1  jmcneill 	KASSERT(panicstr || newipl <= ci->ci_cpl);
     57  1.1  jmcneill 	if (newipl < ci->ci_cpl) {
     58  1.1  jmcneill 		register_t psw = DISABLE_INTERRUPT_SAVE();
     59  1.1  jmcneill 		ci->ci_intr_depth++;
     60  1.1  jmcneill 		pic_do_pending_ints(psw, newipl, NULL);
     61  1.1  jmcneill 		ci->ci_intr_depth--;
     62  1.1  jmcneill 		if ((psw & I32_bit) == 0 || newipl == IPL_NONE) {
     63  1.1  jmcneill 			ENABLE_INTERRUPT();
     64  1.1  jmcneill 		}
     65  1.1  jmcneill 		cpu_dosoftints();
     66  1.1  jmcneill 	}
     67  1.1  jmcneill 
     68  1.1  jmcneill 	return oldipl;
     69  1.1  jmcneill }
     70  1.1  jmcneill 
     71  1.5  jmcneill void
     72  1.5  jmcneill Xgic_splx(int newipl)
     73  1.1  jmcneill {
     74  1.2  jmcneill 	struct cpu_info *ci = curcpu();
     75  1.2  jmcneill 	register_t psw;
     76  1.1  jmcneill 
     77  1.1  jmcneill 	if (newipl >= ci->ci_cpl) {
     78  1.1  jmcneill 		return;
     79  1.1  jmcneill 	}
     80  1.1  jmcneill 
     81  1.2  jmcneill 	psw = DISABLE_INTERRUPT_SAVE();
     82  1.1  jmcneill 	ci->ci_intr_depth++;
     83  1.1  jmcneill 	pic_do_pending_ints(psw, newipl, NULL);
     84  1.1  jmcneill 	ci->ci_intr_depth--;
     85  1.1  jmcneill 	if ((psw & I32_bit) == 0) {
     86  1.1  jmcneill 		ENABLE_INTERRUPT();
     87  1.1  jmcneill 	}
     88  1.2  jmcneill 
     89  1.1  jmcneill 	cpu_dosoftints();
     90  1.1  jmcneill }
     91  1.1  jmcneill 
     92  1.1  jmcneill void
     93  1.1  jmcneill gic_spl_init(void)
     94  1.1  jmcneill {
     95  1.3  jmcneill 	pic_splraise = gic_splraise;
     96  1.3  jmcneill 	pic_spllower = gic_spllower;
     97  1.3  jmcneill 	pic_splx = gic_splx;
     98  1.1  jmcneill }
     99