Home | History | Annotate | Line # | Download | only in fdt
      1  1.20     skrll /* $NetBSD: arm_fdtvar.h,v 1.20 2023/04/07 08:55:30 skrll Exp $ */
      2   1.1  jmcneill 
      3   1.1  jmcneill /*-
      4   1.1  jmcneill  * Copyright (c) 2017 Jared D. McNeill <jmcneill (at) invisible.ca>
      5   1.1  jmcneill  * All rights reserved.
      6   1.1  jmcneill  *
      7   1.1  jmcneill  * Redistribution and use in source and binary forms, with or without
      8   1.1  jmcneill  * modification, are permitted provided that the following conditions
      9   1.1  jmcneill  * are met:
     10   1.1  jmcneill  * 1. Redistributions of source code must retain the above copyright
     11   1.1  jmcneill  *    notice, this list of conditions and the following disclaimer.
     12   1.1  jmcneill  * 2. Redistributions in binary form must reproduce the above copyright
     13   1.1  jmcneill  *    notice, this list of conditions and the following disclaimer in the
     14   1.1  jmcneill  *    documentation and/or other materials provided with the distribution.
     15   1.1  jmcneill  *
     16   1.1  jmcneill  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     17   1.1  jmcneill  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     18   1.1  jmcneill  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     19   1.1  jmcneill  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     20   1.1  jmcneill  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
     21   1.1  jmcneill  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
     22   1.1  jmcneill  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
     23   1.1  jmcneill  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
     24   1.1  jmcneill  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     25   1.1  jmcneill  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     26   1.1  jmcneill  * SUCH DAMAGE.
     27   1.1  jmcneill  */
     28   1.1  jmcneill 
     29   1.1  jmcneill #ifndef _ARM_ARM_FDTVAR_H
     30   1.1  jmcneill #define _ARM_ARM_FDTVAR_H
     31   1.1  jmcneill 
     32  1.13  jmcneill /*
     33  1.13  jmcneill  * CPU enable methods
     34  1.13  jmcneill  */
     35  1.13  jmcneill 
     36  1.13  jmcneill struct arm_cpu_method {
     37  1.20     skrll 	const char *	acm_compat;
     38  1.20     skrll 	int		(*acm_enable)(int);
     39  1.13  jmcneill };
     40  1.13  jmcneill 
     41  1.13  jmcneill #define	_ARM_CPU_METHOD_REGISTER(_name)	\
     42  1.13  jmcneill 	__link_set_add_rodata(arm_cpu_methods, __CONCAT(_name,_cpu_method));
     43  1.13  jmcneill 
     44  1.13  jmcneill #define	ARM_CPU_METHOD(_name, _compat, _enable)				\
     45  1.13  jmcneill static const struct arm_cpu_method __CONCAT(_name,_cpu_method) = {	\
     46  1.13  jmcneill 	.acm_compat = (_compat),					\
     47  1.13  jmcneill 	.acm_enable = (_enable)						\
     48  1.13  jmcneill };									\
     49  1.13  jmcneill _ARM_CPU_METHOD_REGISTER(_name)
     50  1.13  jmcneill 
     51   1.9       ryo void	arm_fdt_cpu_bootstrap(void);
     52  1.15     skrll int	arm_fdt_cpu_mpstart(void);
     53   1.2  jmcneill void    arm_fdt_cpu_hatch_register(void *, void (*)(void *, struct cpu_info *));
     54   1.2  jmcneill void    arm_fdt_cpu_hatch(struct cpu_info *);
     55   1.2  jmcneill 
     56   1.7  jmcneill void	arm_fdt_timer_register(void (*)(void));
     57   1.7  jmcneill 
     58   1.3  jmcneill void	arm_fdt_irq_set_handler(void (*)(void *));
     59   1.3  jmcneill void	arm_fdt_irq_handler(void *);
     60  1.18  jmcneill void	arm_fdt_fiq_set_handler(void (*)(void *));
     61  1.18  jmcneill void	arm_fdt_fiq_handler(void *);
     62   1.3  jmcneill 
     63  1.17  jmcneill void	arm_fdt_module_init(void);
     64  1.17  jmcneill 
     65   1.1  jmcneill #endif /* !_ARM_ARM_FDTVAR_H */
     66