xref: /src/sys/arch/arm/nvidia/tegra_mc.c

/* $NetBSD: tegra_mc.c,v 1.3 2015/11/21 16:50:29 jakllsch Exp $ */

/*-
 * Copyright (c) 2015 Jared D. McNeill <jmcneill (at) invisible.ca>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#include "locators.h"

#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: tegra_mc.c,v 1.3 2015/11/21 16:50:29 jakllsch Exp $");

#include <sys/param.h>
#include <sys/bus.h>
#include <sys/device.h>
#include <sys/intr.h>
#include <sys/systm.h>
#include <sys/kernel.h>

#include <arm/nvidia/tegra_reg.h>
#include <arm/nvidia/tegra_mcreg.h>
#include <arm/nvidia/tegra_var.h>

static int	tegra_mc_match(device_t, cfdata_t, void *);
static void	tegra_mc_attach(device_t, device_t, void *);

static int	tegra_mc_intr(void *);

struct tegra_mc_softc {
	device_t		sc_dev;
	bus_space_tag_t		sc_bst;
	bus_space_handle_t	sc_bsh;
	void			*sc_ih;
};

static struct tegra_mc_softc *mc_softc = NULL;

CFATTACH_DECL_NEW(tegra_mc, sizeof(struct tegra_mc_softc),
	tegra_mc_match, tegra_mc_attach, NULL, NULL);

static inline uint32_t
mc_read(const struct tegra_mc_softc * const sc, const bus_size_t offset)
{
	return bus_space_read_4(sc->sc_bst, sc->sc_bsh, offset);
}

static inline void
mc_write(const struct tegra_mc_softc * const sc, const bus_size_t offset,
    const uint32_t value)
{
	bus_space_write_4(sc->sc_bst, sc->sc_bsh, offset, value);
}

static int
tegra_mc_match(device_t parent, cfdata_t cf, void *aux)
{
	return 1;
}

static void
tegra_mc_attach(device_t parent, device_t self, void *aux)
{
	struct tegra_mc_softc * const sc = device_private(self);
	struct tegraio_attach_args * const tio = aux;
	const struct tegra_locators * const loc = &tio->tio_loc;

	sc->sc_dev = self;
	sc->sc_bst = tio->tio_bst;
	bus_space_subregion(tio->tio_bst, tio->tio_bsh,
	    loc->loc_offset, loc->loc_size, &sc->sc_bsh);

	KASSERT(mc_softc == NULL);
	mc_softc = sc;

	aprint_naive("\n");
	aprint_normal(": MC\n");

	sc->sc_ih = intr_establish(loc->loc_intr, IPL_VM, IST_LEVEL,
	    tegra_mc_intr, sc);
	if (sc->sc_ih == NULL) {
		aprint_error_dev(self, "failed to establish interrupt %d\n",
		    loc->loc_intr);
		return;
	}
	aprint_normal_dev(self, "interrupting on irq %d\n", loc->loc_intr);

	mc_write(sc, MC_INTSTATUS_REG, MC_INT__ALL);
	mc_write(sc, MC_INTMASK_REG, MC_INT__ALL);
}

int
tegra_mc_intr(void *v)
{
	struct tegra_mc_softc * const sc = v;

	const uint32_t status = mc_read(sc, MC_INTSTATUS_REG);

	if (status == 0) {
		return 0;
	}

	const uint32_t err_status = mc_read(sc, MC_ERR_STATUS_REG);
	const uint32_t err_adr = mc_read(sc, MC_ERR_ADR_REG);

	device_printf(sc->sc_dev, "intrstatus %#x err %#x adr %#x\n",
	    status, err_status, err_adr);

	mc_write(sc, MC_INTSTATUS_REG, status);

	return status;
}

psize_t
tegra_mc_memsize(void)
{
	bus_space_tag_t bst;
	bus_space_handle_t bsh;

	if (mc_softc) {
		bst = mc_softc->sc_bst;
		bsh = mc_softc->sc_bsh;
	} else {
		bst = &armv7_generic_bs_tag;
		bus_space_subregion(bst, tegra_apb_bsh,
		    TEGRA_MC_OFFSET, TEGRA_MC_SIZE, &bsh);
	}

	const uint32_t emem_cfg = bus_space_read_4(bst, bsh, MC_EMEM_CFG_0_REG);
	const psize_t nmb = __SHIFTOUT(emem_cfg, MC_EMEM_CFG_0_EMEM_SIZE_MB);

	return nmb * 1024 * 1024;
}