sa1111_reg.h revision 1.1
1 /* $NetBSD: sa1111_reg.h,v 1.1 2001/07/08 23:37:52 rjs Exp $ */ 2 3 /*- 4 * Copyright (c) 2001 The NetBSD Foundation, Inc. 5 * All rights reserved. 6 * 7 * This code is derived from software contributed to The NetBSD Foundation 8 * by IWAMOTO Toshihiro. 9 * 10 * Redistribution and use in source and binary forms, with or without 11 * modification, are permitted provided that the following conditions 12 * are met: 13 * 1. Redistributions of source code must retain the above copyright 14 * notice, this list of conditions and the following disclaimer. 15 * 2. Redistributions in binary form must reproduce the above copyright 16 * notice, this list of conditions and the following disclaimer in the 17 * documentation and/or other materials provided with the distribution. 18 * 3. All advertising materials mentioning features or use of this software 19 * must display the following acknowledgement: 20 * This product includes software developed by the NetBSD 21 * Foundation, Inc. and its contributors. 22 * 4. Neither the name of The NetBSD Foundation nor the names of its 23 * contributors may be used to endorse or promote products derived 24 * from this software without specific prior written permission. 25 * 26 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS 27 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED 28 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 29 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS 30 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 31 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 32 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 33 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 34 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 35 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 36 * POSSIBILITY OF SUCH DAMAGE. 37 */ 38 39 /* Interrupt Controller */ 40 41 /* number of interrupt bits */ 42 #define SACCIC_LEN 55 43 44 /* System Bus Interface */ 45 #define SACCSBI_SKID 0x0008 46 47 /* Interrupt Controller */ 48 #define SACCIC_INTTEST0 0x1600 49 #define SACCIC_INTTEST1 0x1604 50 #define SACCIC_INTEN0 0x1608 51 #define SACCIC_INTEN1 0x160C 52 #define SACCIC_INTPOL0 0x1610 53 #define SACCIC_INTPOL1 0x1614 54 #define SACCIC_INTTSTSEL 0x1618 55 #define SACCIC_INTSTATCLR0 0x161C 56 #define SACCIC_INTSTATCLR1 0x1620 57 #define SACCIC_INTSET0 0x1624 58 #define SACCIC_INTSET1 0x1628 59 #define SACCIC_WAKE_EN0 0x162C 60 #define SACCIC_WAKE_EN1 0x1630 61 #define SACCIC_WAKE_POL0 0x1634 62 #define SACCIC_WAKE_POL1 0x1638 63 64 /* GPIO registers */ 65 #define SACCGPIOA_DDR 0x1000 /* data direction */ 66 #define SACCGPIOA_DVR 0x1004 /* data value */ 67 #define SACCGPIOA_SDR 0x1008 /* sleep direction */ 68 #define SACCGPIOA_SSR 0x100C /* sleep state */ 69 #define SACCGPIOB_DDR 0x1010 70 #define SACCGPIOB_DVR 0x1014 71 #define SACCGPIOB_SDR 0x1018 72 #define SACCGPIOB_SSR 0x101C 73 #define SACCGPIOC_DDR 0x1020 74 #define SACCGPIOC_DVR 0x1024 75 #define SACCGPIOC_SDR 0x1028 76 #define SACCGPIOC_SSR 0x102C 77
Indexes created Fri Oct 03 02:09:57 GMT 2025