Home | History | Annotate | Line # | Download | only in sa11x0
      1  1.25    skrll /*      $NetBSD: sa11x1_pcic.c,v 1.25 2022/09/27 06:36:43 skrll Exp $        */
      2   1.1      rjs 
      3   1.1      rjs /*-
      4   1.1      rjs  * Copyright (c) 2001 The NetBSD Foundation, Inc.
      5   1.1      rjs  * All rights reserved.
      6   1.1      rjs  *
      7   1.1      rjs  * This code is derived from software contributed to The NetBSD Foundation
      8   1.1      rjs  * by IWAMOTO Toshihiro.
      9   1.1      rjs  *
     10   1.1      rjs  * Redistribution and use in source and binary forms, with or without
     11   1.1      rjs  * modification, are permitted provided that the following conditions
     12   1.1      rjs  * are met:
     13   1.1      rjs  * 1. Redistributions of source code must retain the above copyright
     14   1.1      rjs  *    notice, this list of conditions and the following disclaimer.
     15   1.1      rjs  * 2. Redistributions in binary form must reproduce the above copyright
     16   1.1      rjs  *    notice, this list of conditions and the following disclaimer in the
     17   1.1      rjs  *    documentation and/or other materials provided with the distribution.
     18   1.1      rjs  *
     19   1.1      rjs  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     20   1.1      rjs  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     21   1.1      rjs  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     22   1.1      rjs  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     23   1.1      rjs  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     24   1.1      rjs  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     25   1.1      rjs  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     26   1.1      rjs  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     27   1.1      rjs  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     28   1.1      rjs  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     29   1.1      rjs  * POSSIBILITY OF SUCH DAMAGE.
     30   1.1      rjs  */
     31   1.8    lukem 
     32   1.8    lukem #include <sys/cdefs.h>
     33  1.25    skrll __KERNEL_RCSID(0, "$NetBSD: sa11x1_pcic.c,v 1.25 2022/09/27 06:36:43 skrll Exp $");
     34   1.1      rjs 
     35   1.1      rjs #include <sys/param.h>
     36   1.1      rjs #include <sys/systm.h>
     37   1.1      rjs #include <sys/types.h>
     38   1.1      rjs #include <sys/conf.h>
     39   1.1      rjs #include <sys/file.h>
     40   1.1      rjs #include <sys/device.h>
     41   1.1      rjs #include <sys/kernel.h>
     42   1.1      rjs #include <sys/kthread.h>
     43   1.1      rjs 
     44  1.21   dyoung #include <sys/bus.h>
     45   1.1      rjs 
     46   1.1      rjs #include <dev/pcmcia/pcmciachip.h>
     47   1.1      rjs #include <dev/pcmcia/pcmciavar.h>
     48   1.1      rjs #include <arm/sa11x0/sa11x0_reg.h>
     49   1.1      rjs #include <arm/sa11x0/sa11x0_var.h>
     50   1.1      rjs #include <arm/sa11x0/sa1111_reg.h>
     51   1.1      rjs #include <arm/sa11x0/sa1111_var.h>
     52   1.1      rjs #include <arm/sa11x0/sa11x1_pcicreg.h>
     53   1.1      rjs #include <arm/sa11x0/sa11xx_pcicvar.h>
     54   1.9      bsh #include <arm/sa11x0/sa11x1_pcicvar.h>
     55   1.1      rjs 
     56   1.1      rjs #include "sacpcic.h"
     57   1.1      rjs 
     58   1.9      bsh static int	sacpcic_print(void *, const char *);
     59   1.1      rjs 
     60  1.17    rafal static void
     61  1.20      rjs sacpcic_config_deferred(device_t dev)
     62  1.17    rafal {
     63  1.20      rjs 	struct sacpcic_softc *sc = device_private(dev);
     64  1.17    rafal 	struct sapcic_socket *so;
     65  1.17    rafal 	int i;
     66  1.17    rafal 
     67  1.17    rafal 	for (i = 0; i < 2; i++) {
     68  1.17    rafal 		so = &sc->sc_socket[i];
     69  1.17    rafal 		sapcic_kthread_create(so);
     70  1.17    rafal 
     71  1.17    rafal 		sacc_intr_establish((sacc_chipset_tag_t)so->pcictag_cookie,
     72  1.17    rafal 		    i ? IRQ_S1_CDVALID : IRQ_S0_CDVALID,
     73  1.17    rafal 		    IST_EDGE_RAISE, IPL_BIO, sapcic_intr, so);
     74  1.17    rafal 	}
     75  1.17    rafal }
     76  1.17    rafal 
     77   1.9      bsh void
     78   1.9      bsh sacpcic_attach_common(struct sacc_softc *psc, struct sacpcic_softc *sc,
     79   1.9      bsh     void *aux, void (* socket_setup_hook)(struct sapcic_socket *))
     80   1.1      rjs {
     81   1.1      rjs 	int i;
     82   1.1      rjs 	struct pcmciabus_attach_args paa;
     83   1.1      rjs 
     84  1.20      rjs 	aprint_normal("\n");
     85   1.1      rjs 
     86   1.1      rjs 	sc->sc_pc.sc_iot = psc->sc_iot;
     87   1.1      rjs 	sc->sc_ioh = psc->sc_ioh;
     88   1.1      rjs 
     89  1.19    rafal 	mutex_init(&sc->sc_pc.sc_lock, MUTEX_DEFAULT, IPL_NONE);
     90  1.19    rafal 
     91  1.13    peter 	for (i = 0; i < 2; i++) {
     92   1.1      rjs 		sc->sc_socket[i].sc = (struct sapcic_softc *)sc;
     93   1.1      rjs 		sc->sc_socket[i].socket = i;
     94   1.2      rjs 		sc->sc_socket[i].pcictag_cookie = psc;
     95   1.9      bsh 		sc->sc_socket[i].pcictag = NULL;
     96   1.1      rjs 		sc->sc_socket[i].event_thread = NULL;
     97   1.1      rjs 		sc->sc_socket[i].event = 0;
     98   1.1      rjs 		sc->sc_socket[i].laststatus = SAPCIC_CARD_INVALID;
     99   1.1      rjs 		sc->sc_socket[i].shutdown = 0;
    100   1.1      rjs 
    101   1.9      bsh 		socket_setup_hook(&sc->sc_socket[i]);
    102   1.1      rjs 
    103   1.1      rjs 		paa.paa_busname = "pcmcia";
    104   1.1      rjs 		paa.pct = (pcmcia_chipset_tag_t)&sa11x0_pcmcia_functions;
    105   1.1      rjs 		paa.pch = (pcmcia_chipset_handle_t)&sc->sc_socket[i];
    106   1.1      rjs 
    107   1.1      rjs 		sc->sc_socket[i].pcmcia =
    108  1.23  thorpej 		    config_found(sc->sc_pc.sc_dev, &paa, sacpcic_print,
    109  1.24  thorpej 				 CFARGS_NONE);
    110  1.17    rafal 	}
    111   1.1      rjs 
    112  1.20      rjs 	config_interrupts(sc->sc_pc.sc_dev, sacpcic_config_deferred);
    113   1.1      rjs }
    114   1.1      rjs 
    115   1.9      bsh int
    116  1.12    peter sacpcic_print(void *aux, const char *name)
    117   1.1      rjs {
    118  1.13    peter 
    119  1.13    peter 	return UNCONF;
    120   1.1      rjs }
    121   1.1      rjs 
    122   1.9      bsh int
    123   1.9      bsh sacpcic_read(struct sapcic_socket *so, int reg)
    124   1.1      rjs {
    125   1.1      rjs 	int cr, bit;
    126   1.1      rjs 	struct sacpcic_softc *sc = (struct sacpcic_softc *)so->sc;
    127   1.1      rjs 
    128   1.1      rjs 	cr = bus_space_read_4(sc->sc_pc.sc_iot, sc->sc_ioh, SACPCIC_SR);
    129   1.1      rjs 
    130   1.1      rjs 	switch (reg) {
    131   1.1      rjs 	case SAPCIC_STATUS_CARD:
    132   1.1      rjs 		bit = (so->socket ? SR_S1_CARDDETECT : SR_S0_CARDDETECT) & cr;
    133   1.1      rjs 		if (bit)
    134   1.1      rjs 			return SAPCIC_CARD_INVALID;
    135   1.1      rjs 		else
    136   1.1      rjs 			return SAPCIC_CARD_VALID;
    137   1.1      rjs 
    138   1.1      rjs 	case SAPCIC_STATUS_VS1:
    139   1.1      rjs 		bit = (so->socket ? SR_S1_VS1 : SR_S0_VS1);
    140   1.1      rjs 		return (bit & cr);
    141   1.1      rjs 
    142   1.1      rjs 	case SAPCIC_STATUS_VS2:
    143   1.1      rjs 		bit = (so->socket ? SR_S1_VS2 : SR_S0_VS2);
    144   1.1      rjs 		return (bit & cr);
    145   1.1      rjs 
    146   1.1      rjs 	case SAPCIC_STATUS_READY:
    147   1.1      rjs 		bit = (so->socket ? SR_S1_READY : SR_S0_READY);
    148   1.1      rjs 		return (bit & cr);
    149   1.1      rjs 
    150   1.1      rjs 	default:
    151   1.5   provos 		panic("sacpcic_read: bogus register");
    152   1.1      rjs 	}
    153   1.1      rjs }
    154   1.1      rjs 
    155   1.9      bsh void
    156   1.9      bsh sacpcic_write(struct sapcic_socket *so, int reg, int arg)
    157   1.1      rjs {
    158   1.1      rjs 	int s, oldvalue, newvalue, mask;
    159   1.1      rjs 	struct sacpcic_softc *sc = (struct sacpcic_softc *)so->sc;
    160   1.1      rjs 
    161   1.1      rjs 	s = splhigh();
    162   1.1      rjs 	oldvalue = bus_space_read_4(sc->sc_pc.sc_iot, sc->sc_ioh, SACPCIC_CR);
    163   1.1      rjs 
    164   1.1      rjs 	switch (reg) {
    165   1.1      rjs 	case SAPCIC_CONTROL_RESET:
    166   1.1      rjs 		mask = so->socket ? CR_S1_RST : CR_S0_RST;
    167   1.1      rjs 
    168   1.1      rjs 		newvalue = (oldvalue & ~mask) | (arg ? mask : 0);
    169   1.1      rjs 		break;
    170   1.1      rjs 
    171   1.1      rjs 	case SAPCIC_CONTROL_LINEENABLE:
    172   1.1      rjs 		mask = so->socket ? CR_S1_FLT : CR_S0_FLT;
    173   1.1      rjs 
    174   1.1      rjs 		newvalue = (oldvalue & ~mask) | (arg ? mask : 0);
    175   1.1      rjs 		break;
    176   1.1      rjs 
    177   1.1      rjs 	case SAPCIC_CONTROL_WAITENABLE:
    178   1.1      rjs 		mask = so->socket ? CR_S1_PWAITEN : CR_S0_PWAITEN;
    179   1.1      rjs 
    180   1.1      rjs 		newvalue = (oldvalue & ~mask) | (arg ? mask : 0);
    181   1.1      rjs 		break;
    182   1.1      rjs 
    183   1.1      rjs 	case SAPCIC_CONTROL_POWERSELECT:
    184   1.1      rjs 		mask = so->socket ? CR_S1_PSE : CR_S0_PSE;
    185   1.1      rjs 		newvalue = oldvalue & ~mask;
    186   1.1      rjs 
    187   1.1      rjs 		switch (arg) {
    188   1.1      rjs 		case SAPCIC_POWER_3V:
    189   1.1      rjs 			break;
    190   1.1      rjs 		case SAPCIC_POWER_5V:
    191   1.1      rjs 			newvalue |= mask;
    192   1.1      rjs 			break;
    193   1.1      rjs 		default:
    194   1.1      rjs 			splx(s);
    195   1.1      rjs 			panic("sacpcic_write: bogus arg");
    196   1.1      rjs 		}
    197   1.1      rjs 		break;
    198   1.1      rjs 
    199   1.1      rjs 	default:
    200   1.1      rjs 		splx(s);
    201   1.1      rjs 		panic("sacpcic_write: bogus register");
    202   1.1      rjs 	}
    203   1.1      rjs 	bus_space_write_4(sc->sc_pc.sc_iot, sc->sc_ioh, SACPCIC_CR, newvalue);
    204   1.1      rjs 	splx(s);
    205   1.1      rjs }
    206   1.1      rjs 
    207   1.9      bsh void
    208  1.12    peter sacpcic_clear_intr(int arg)
    209   1.1      rjs {
    210   1.1      rjs 	/* sacc_intr_dispatch takes care of intr status */
    211   1.1      rjs }
    212   1.1      rjs 
    213   1.9      bsh void *
    214  1.12    peter sacpcic_intr_establish(struct sapcic_socket *so, int level,
    215  1.12    peter     int (*ih_fun)(void *), void *ih_arg)
    216   1.1      rjs {
    217   1.1      rjs 	int irq;
    218   1.1      rjs 
    219   1.1      rjs 	irq = so->socket ? IRQ_S1_READY : IRQ_S0_READY;
    220  1.13    peter 	return sacc_intr_establish((sacc_chipset_tag_t)so->pcictag_cookie, irq,
    221  1.13    peter 				    IST_EDGE_FALL, level, ih_fun, ih_arg);
    222   1.1      rjs }
    223   1.1      rjs 
    224   1.9      bsh void
    225  1.12    peter sacpcic_intr_disestablish(struct sapcic_socket *so, void *ih)
    226   1.1      rjs {
    227   1.2      rjs 	sacc_intr_disestablish((sacc_chipset_tag_t)so->pcictag_cookie, ih);
    228   1.1      rjs }
    229